Design of an FPGA based parallel architecture processor for displaying CSG volumes and surfaces
Main Author: | Cevik, Ulus |
---|---|
Published: |
University of Sussex
1996
|
Subjects: | |
Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.321348 |
Similar Items
-
Design and implementation of a high level image processing machine using reconfigurable hardware
by: Donachy, Paul
Published: (1996) -
A fault tolerance scheme for large integrated processor arrays
by: Trotter, John A.
Published: (1990) -
Graphics algorithms on general purpose parallel processors
by: Theoharis, T.
Published: (1988) -
Computer vision with an associative massively parallel processor
by: Krikelis, Anargyros
Published: (1991) -
Parallel algorithms and architectures for the display of constructive solid geometry
by: Morris, David T.
Published: (1987)