Optimal testing of multilevel logic circuits
Main Author: | Bystrov, Alexandre |
---|---|
Published: |
Edinburgh Napier University
1999
|
Subjects: | |
Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.300327 |
Similar Items
-
Logic programming analysis of asynchronous digital circuits
by: Gaubatz, Donald Almo
Published: (1991) -
Logic circuit testability for reconvergent fan-out nodes
by: Roberts, M. W.
Published: (1986) -
Formalising an integrated circuit design style in higher order logic
by: Dhingra, Inderpreet Singh
Published: (1988) -
The characterisation and termination of lossless coupled transmission lines for high speed logic circuits
by: Scurr, David
Published: (1980) -
The integrated design of printed circuit boards and their in-circuit test fixtures
by: Gallagher, Charles
Published: (1996)