Algorithms and architectures for the VLSI implementation of number theoretic transformations, residue and polynomial residue number systems
Main Author: | Parker, Matthew |
---|---|
Published: |
University of Huddersfield
1995
|
Subjects: | |
Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.281799 |
Similar Items
-
Computer Aided Design of VLSI algorithms for digital signal processing based on the Residue Number System
by: El-Menhawy, A. El-H.
Published: (1987) -
VLSI architecture and design for the Fermat Number Transform implementation
by: Pajayakrit, A.
Published: (1987) -
Design of microprocessor-based hardware for number theoretic transform implementation
by: Shamim, Anwar Ahmed
Published: (1983) -
Asynchrobatic logic for low-power VLSI design
by: Willingham, David John
Published: (2010) -
Algorithms and architectures for MCMC acceleration in FPGAs
by: Mingas, Grigorios
Published: (2015)