The synthesis of self-timed circuits by formal methods
Main Author: | Keeble, Clifford George |
---|---|
Published: |
University of Southampton
1993
|
Subjects: | |
Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.239920 |
Similar Items
-
Detecting bridging faults in CMOS circuits
by: Evans, Richard J.
Published: (1991) -
Synthesis of analogue circuits
by: Lam, Yvonne Ying Hung
Published: (2001) -
Cost modelling for VLSI circuit conversion to aid testability
by: Miles, J. R.
Published: (1988) -
Parallel logic simulation and applied formal methods
by: Wood, Kenneth Robert
Published: (1992) -
Critical design issues for gallium arsenide VLSI circuits
by: Bushehri, Ebrahim
Published: (1992)