Executing behavioural definitions in Higher Order Logic
Over the past few years, computer scientists have been using formal verification techniques to show the correctness of digital systems. The verification process, however, is complicated and expensive. Even proofs of simple circuits can involve thousands of logical steps. Often it can be extremely di...
Main Author: | Camilleri, Albert John |
---|---|
Published: |
University of Cambridge
1988
|
Subjects: | |
Online Access: | http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.232795 |
Similar Items
-
Formalizing abstraction mechanisms for hardware verification in higher order logic
by: Melham, Thomas Frederick
Published: (1989) -
Synthesis and optimisation of combinational logic using universal logic module networks
by: Xu, Leeka
Published: (1995) -
Hardware synthesis from an interval temporal logic
by: Marshall, I.
Published: (1997) -
Managing the order of transactions in widely-distributed data systems
by: Yahalom, Raphael
Published: (1990) -
Implementation considerations for pulse width modulated neral networks with analogue weight storage
by: Griffiths, Paul John
Published: (1996)