Image Processing using Approximate Data-path Units
abstract: In this work, we present approximate adders and multipliers to reduce data-path complexity of specialized hardware for various image processing systems. These approximate circuits have a lower area, latency and power consumption compared to their accurate counterparts and produce fairly ac...
Other Authors: | Vasudevan, Madhu (Author) |
---|---|
Format: | Dissertation |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://hdl.handle.net/2286/R.I.20990 |
Similar Items
-
Digital Image Compression Using Approximate Addition
by: Balasubramanian, P., et al.
Published: (2022) -
Efficient Approximate Adders for FPGA-Based Data-Paths
by: Stefania Perri, et al.
Published: (2020-09-01) -
Low Error Efficient Approximate Adders for FPGAs
by: Waqar Ahmad, et al.
Published: (2021-01-01) -
COREA: Delay- and Energy-Efficient Approximate Adder Using Effective Carry Speculation
by: Hyelin Seok, et al.
Published: (2021-09-01) -
Input-Conscious Approximate Multiply-Accumulate (MAC) Unit for Energy-Efficiency
by: Mahmoud Masadeh, et al.
Published: (2019-01-01)