Design of a Twelve Bit, Four Hundred Mega-Samples-per-Second, Interpolating Dual Channel Digital to Analog Converter Featuring Digital Modulation

• Other Authors: Nixon, Cliff (Author)
• Format: Dissertation
• Language: English
• Published: 2013
• Subjects: Electrical engineering
• Online Access: http://hdl.handle.net/2286/R.I.20961

abstract: Digital to analog converters (DACs) find widespread use in communications equipment. Most commercially available DAC's which are intended to be used in transmitter applications come in a dual configuration for carrying the in phase (I) and quadrature (Q) data and feature on chip digital mixing. Digital mixing offers many benefits concerning I and Q matching but has one major drawback; the update rate of the DAC must be higher than the intermediate frequency (IF) which is most commonly a factor of 4. This drawback motivates the need for interpolation so that a low update rate can be used for components preceding the DACs. In this thesis the design of an interpolating DAC integrated circuit (IC) to be used in a transmitter application for generating a 100MHz IF is presented. Many of the transistor level implementations are provided. The tradeoffs in the design are analyzed and various options are discussed. This thesis provides a basic foundation for designing an IC of this nature and will give the reader insight into potential areas of further research. At the time of this writing the chip is in fabrication therefore this document does not contain test results. === Dissertation/Thesis === M.S. Electrical Engineering 2013