A DESIGN FOR A 10.4 GIGABIT/SECOND SOLID-STATE DATA RECORDER
International Telemetering Conference Proceedings / October 25-28, 1999 / Riviera Hotel and Convention Center, Las Vegas, Nevada === A need has been identified in the Test and Evaluation (T&E) and tactical aircraft communities for a ruggedized high-speed instrumentation data recorder to complem...
Main Author: | |
---|---|
Other Authors: | |
Language: | en_US |
Published: |
International Foundation for Telemetering
1999
|
Subjects: | |
Online Access: | http://hdl.handle.net/10150/607335 http://arizona.openrepository.com/arizona/handle/10150/607335 |
id |
ndltd-arizona.edu-oai-arizona.openrepository.com-10150-607335 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-arizona.edu-oai-arizona.openrepository.com-10150-6073352016-04-30T03:01:22Z A DESIGN FOR A 10.4 GIGABIT/SECOND SOLID-STATE DATA RECORDER Wise, Richard J. Jr Systems & Processes Engineering Corporation Solid-State Data Recorder High-Speed Video Imaging Digital Sensor Processing Data Archiving International Telemetering Conference Proceedings / October 25-28, 1999 / Riviera Hotel and Convention Center, Las Vegas, Nevada A need has been identified in the Test and Evaluation (T&E) and tactical aircraft communities for a ruggedized high-speed instrumentation data recorder to complement the ever-increasing number of high frame-rate digital cameras and sensors. High-speed digital camera manufacturers are entering this market in order to provide adequate recording capability for their own cameras. This paper discusses a Solid-State Data Recorder (SSDR) for use in Imaging and High-Speed Sensor Data Aquisition applications. The SSDR is capable of a 10.4 Gb/sec sustained, 16Gb/sec burst, input data rate via a proprietary 32-channel-by-10-bit generic high-speed parallel interface, a massively-parallel 256-bit bus architecture, and unique memory packaging design. A 32-bit PCIbus control/archive and dedicated DCRsi™ interface are also employed, allowing data archiving to standard high-speed interfaces (SCSI, Fiber-Channel, USB, etc.) and DCRsi™-compatible tape recorders. 1999-10 text Proceedings 0884-5123 0074-9079 http://hdl.handle.net/10150/607335 http://arizona.openrepository.com/arizona/handle/10150/607335 International Telemetering Conference Proceedings en_US http://www.telemetry.org/ Copyright © International Foundation for Telemetering International Foundation for Telemetering |
collection |
NDLTD |
language |
en_US |
sources |
NDLTD |
topic |
Solid-State Data Recorder High-Speed Video Imaging Digital Sensor Processing Data Archiving |
spellingShingle |
Solid-State Data Recorder High-Speed Video Imaging Digital Sensor Processing Data Archiving Wise, Richard J. Jr A DESIGN FOR A 10.4 GIGABIT/SECOND SOLID-STATE DATA RECORDER |
description |
International Telemetering Conference Proceedings / October 25-28, 1999 / Riviera Hotel and Convention Center, Las Vegas, Nevada === A need has been identified in the Test and Evaluation (T&E) and tactical aircraft
communities for a ruggedized high-speed instrumentation data recorder to complement the
ever-increasing number of high frame-rate digital cameras and sensors. High-speed digital
camera manufacturers are entering this market in order to provide adequate recording
capability for their own cameras. This paper discusses a Solid-State Data Recorder
(SSDR) for use in Imaging and High-Speed Sensor Data Aquisition applications. The
SSDR is capable of a 10.4 Gb/sec sustained, 16Gb/sec burst, input data rate via a
proprietary 32-channel-by-10-bit generic high-speed parallel interface, a massively-parallel
256-bit bus architecture, and unique memory packaging design. A 32-bit PCIbus
control/archive and dedicated DCRsi™ interface are also employed, allowing data
archiving to standard high-speed interfaces (SCSI, Fiber-Channel, USB, etc.) and
DCRsi™-compatible tape recorders. |
author2 |
Systems & Processes Engineering Corporation |
author_facet |
Systems & Processes Engineering Corporation Wise, Richard J. Jr |
author |
Wise, Richard J. Jr |
author_sort |
Wise, Richard J. Jr |
title |
A DESIGN FOR A 10.4 GIGABIT/SECOND SOLID-STATE DATA RECORDER |
title_short |
A DESIGN FOR A 10.4 GIGABIT/SECOND SOLID-STATE DATA RECORDER |
title_full |
A DESIGN FOR A 10.4 GIGABIT/SECOND SOLID-STATE DATA RECORDER |
title_fullStr |
A DESIGN FOR A 10.4 GIGABIT/SECOND SOLID-STATE DATA RECORDER |
title_full_unstemmed |
A DESIGN FOR A 10.4 GIGABIT/SECOND SOLID-STATE DATA RECORDER |
title_sort |
design for a 10.4 gigabit/second solid-state data recorder |
publisher |
International Foundation for Telemetering |
publishDate |
1999 |
url |
http://hdl.handle.net/10150/607335 http://arizona.openrepository.com/arizona/handle/10150/607335 |
work_keys_str_mv |
AT wiserichardjjr adesignfora104gigabitsecondsolidstatedatarecorder AT wiserichardjjr designfora104gigabitsecondsolidstatedatarecorder |
_version_ |
1718252715874713600 |