Sensitivity of SCIRTSS to weighted heuristic functions

Sensitivity of SCIRTSS to weighted heuristic functions

Bibliographic Details
Main Author:	Callaway, Thomas Morriss, 1947-
Language:	en_US
Published:	The University of Arizona. 1975
Subjects:	SCIRTSS (Computer program) Integrated circuits > Testing.
Online Access:	http://hdl.handle.net/10150/554862

Similar Items

SEARCH DIRECTING HEURISTICS FOR THE SEQUENTIAL CIRCUIT TEST SEARCH SYSTEM (SCIRTSS)
by: Huey, Ben Milton, 1945-
Published: (1975)

Evaluation of SCIRTSS performance on sequential circuits biased against random sequences
by: Van Helsland, Marshall Camiel, 1943-
Published: (1974)

FAULT-TEST GENERATION FOR SEQUENTIAL CIRCUITS DESCRIBED IN AHPL
by: Carter, Ernest Aubert, 1942-
Published: (1973)

Evaluation of a LSI fault detection program using a four bit micro-computer processor circuit
by: Ng, Wai Wing, 1949-
Published: (1974)

COMPARISON OF SCIRTSS EFFICIENCY WITH D-ALGORITHM APPLICATION TO ITERATIVE NETWORKS (TEST).
by: Chen, Daven, 1959-
Published: (1986)

AN HEURISTIC SEARCH APPROACH TO TEST SEQUENCE GENERATION FOR AHPL (A HARDWARE PROGRAMMING LANGUAGE) DESCRIBED SYNCHRONOUS SEQUENTIAL CIRCUITS
by: Belt, John Edward, 1933-
Published: (1973)

HARDWARE COMPILER DRIVEN HEURISTIC SEARCH FOR DIGITAL IC TEST SEQUENCES.
by: Patel, Mayank Raman.
Published: (1985)

INTELLIGENCE DRIVEN TEST SEQUENCE GENERATOR FOR VLSI (VECTOR, AUTOMATIC TESTING, SCAN DESIGN, FAULT SIMULATION, HEURISTIC SEARCH).
by: MOHSSENIBEHBAHANI, ALAA.
Published: (1984)

A DIRECT APPROACH TO THE DESIGN OF LINEAR MULTIVARIABLE SYSTEMS
by: Agrawal, B. L. (Bajarang L.), 1947-
Published: (1974)

Sequential circuits fault simulation using fan out stem based techniques.
by: Abuelyaman, Eltayeb Salih.
Published: (1988)

Pseudo-functional testing: bridging the gap between manufacturing test and functional operation.
Published: (2009)

An efficient algorithm for short and open detection in nMOS circuits /
by: Lamoureux, J. Pierre.
Published: (1984)

An intelligent function level backward state justification search for ATPG.
by: Karunaratne, Maddumage Don Gamini.
Published: (1989)

A TRANSLATER OF CLOCK MODE VHDL HARDWARE DESCRIPTION LANGUAGE
by: Wang, Xiao-Lin, 1955-
Published: (1986)

Efficient testing techniques for analog and mixed-signal circuits
by: Variyam, Pramodchandran
Published: (2007)

EXTENSIONS OF AHPL AND OPTIMIZATION OF THE AHPL COMPILER FOR MSI/LSI DESIGN
by: Swanson, Robert Earl, 1944-
Published: (1978)

Electronic functional test generation and scheduling using an intelligent knowledge-based system and heuristic techniques
by: Lea, Stephen Michael
Published: (1990)

SWITCHED-CAPACITOR ACTIVE FILTER DESIGN AND SIMULATION
by: Liu, Lixin
Published: (1981)

MODULAR IMPLEMENTATION OF A DIGITAL HARDWARE DESIGN AUTOMATION SYSTEM
by: Masud, Manzer, 1950-
Published: (1981)

Timing analysis for MOSFETS, an integrated approach
by: Dagenais, Michel R.
Published: (1987)

Statistical prediction of integrated circuit performance based on circuit design and test structure evaluation
by: Gibson, David
Published: (2007)

Automating Variation and Repeater Analysis in Physical Design of Integrated Circuits
by: Mahalik, Subrat
Published: (2018)

Optimizing the gain and Q-sensitivity to gain of a distributed- lumped-actived filter network
by: Day, John David, 1942-
Published: (1972)

Parametric testing, characterization and reliability of integrated circuits
by: Datta, Ramyanshu
Published: (2008)

New methodology for low power and less test time in VLSI testing
by: Lee, Il-Soo
Published: (2008)

An SLA realization of the 6502 microprocessor
by: Tsuyuki, Kenju
Published: (1981)

COMPUTER ANALYSIS OF ACTIVE DEVICES FOR INTEGRATED THERMIONIC CIRCUITS
by: Feugate, Robert J., 1946-
Published: (1974)

An intelligence driven test system for detection of stuck-open faults in CMOS sequential circuits
by: Sagahyroon, Assim Abdelrahman
Published: (1989)

Test support processor for enhanced testability of high performance integrated circuits
by: Zhou, Qing
Published: (2006)

Efficient backtracking strategies in test generation
by: Yu, Tein-Yow, 1961-
Published: (1989)

AN ANALYSIS OF A MULTILAYER DISTRIBUTED RC-NETWORK
by: Raghunath, Subramaniam, 1944-
Published: (1974)

An Efficient Hybrid Heuristic and Probabilistic Model for the Gate Matrix Layout Problem in VLSI Design
by: Bagchi, Tanuj
Published: (1993)

Improving timing verification and delay testing methodologies for IC designs
by: Zeng, Jing
Published: (2008)

Analysis of fault coverage masking in built-in self-test schemes
by: Cotsapas, Nicos.
Published: (1985)

Signature based testing of analog and RF circuits
by: Voorakaranam, Ramakrishna
Published: (2007)

Reliability and test of high-performance integrated circuits
by: Mohanram, Kartik
Published: (2008)

VLSI DESIGN AUTOMATION USING A HARDWARE PROGRAMMING LANGUAGE
by: Navabi, Zainalabedin, 1952-
Published: (1981)

An efficient single-latch scan-design scheme/
by: Panda, Uma R.
Published: (1985)

HPSIM4A: Simulating multiple clocks and functional registers
by: Brown, Joseph Nagy, 1959-
Published: (1989)

The evaluation of the PODEM algorithm as a mechanism to generate goal states for a sequential circuit test search
by: Lee, Hoi-Ming Bonny, 1961-
Published: (1988)