The logic design of a PDP-9 controlled parallel computer

The logic design of a PDP-9 controlled parallel computer

Bibliographic Details
Main Author:	Wokhlu, Roop Krishen, 1940-
Language:	en_US
Published:	The University of Arizona. 1968
Subjects:	Electronic digital computers > Design and construction.
Online Access:	http://hdl.handle.net/10150/347638

Similar Items

The PDP 9 as a control element for a parallel computer
by: Miller, Samuel Arthur, 1938-
Published: (1968)

Logic and systems design of the arithmetic and memory units for a reorganizable electronic digital computer
by: Saccardi, Raymond Joseph, 1943-
Published: (1967)

Logic design using programmable logic devices
by: Nguyen, Loc Bao
Published: (1988)

Design of hardware building blocks for a digital systems laboratory
by: Pickart, Michael Joseph, 1948-
Published: (1972)

Symbolic language processor for a small instructional computer
by: Walter, Billy Wayne, 1944-
Published: (1972)

Design of a digital logic trainer
by: Allen, James Dillino
Published: (2017)

Switched-current logic for digital circuit design
by: Subramanian, Vivek
Published: (2013)

Design of a floating point processor for the PDP-9 computer
by: Huey, Ben Milton, 1945-
Published: (1969)

Teaching Fundamentals of Digital Logic Design and VLSI Design Using Computational Textiles
by: Inampudi, Sivateja
Published: (2014)

Coordinated power, energy, and temperature management
by: Hanson, Heather Lynn, 1969-
Published: (2008)

A CRT/Plotter display console for small digital computers
by: Simons, Stevens, 1937-
Published: (1968)

A COMPILER FOR COMPUTER HARDWARE EXPRESSED IN MODIFIED APL
by: Gentry, Michael Lee, 1942-
Published: (1971)

Development of a digitising workstation for the electronics laboratory utilising the personal computer
by: Janse van Rensburg, HP
Published: (2013)

A special purpose computer to simulate a visual receptor network for pattern recognition studies
by: Connor, Denis John
Published: (2011)

Design of high-speed summing circuitry and comparator for adaptive parallel multi-level decision feedback equalization
by: Gao, Hairong
Published: (2012)

Clyde : a system generator for the PDP11
by: Litwin, Barry Alan
Published: (1977)

Design techniques for low voltage wideband delta-sigma modulator.
Published: (2010)

Statistical design, analysis, and diagnosis of digital systems and embedded RF circuits
by: Matoglu, Erdem
Published: (2006)

Design of high-speed adaptive parallel multi-level decision feedback equalizer
by: Xiang, Yihai
Published: (2012)

System oriented delta sigma analog-to-digital modulator design for ultra high precisoin data acquisition applications
by: Yang, Yuqing, Ph. D.
Published: (2012)

Investigation of Solution Space of Trees and DAGs for Realization of Combinational Logic in AT 6000 series FPGAs
by: Ho, Philip
Published: (1993)

A special purpose analog computer for statistical system identification
by: Fieguth, Werner
Published: (2011)

Multi-processor logic simulation at the chip level
by: Roumeliotis, Emmanuel
Published: (2016)

Designing and Simulating a Multistage Sampling Rate Conversion System Using a Set of PC Programs
by: Hagerty, David Joseph
Published: (1993)

Performance monitoring of PDP-11 computers
by: Strigel, Wolfgang Bruno.
Published: (1976)

A parallelism, instruction throughput, and cycle time model of computer architectures
by: Taha, Tarek M.
Published: (2007)

An IF-sampling switched capacitor complex lowpass sigma delta modulator with high image rejection.
Published: (2004)

LOVERD--a logic design verification and diagnosis system via test generation
by: Zhou, Jing, 1959-
Published: (1989)

Design and development of a remote reconfigurable internet embedded I/O controller
by: Phillips, Grant
Published: (2003)

DESIGN, TEST, AND APPLICATION OF A HIGH-SPEED ITERATIVE DIFFERENTIAL ANALYZER
by: Eckes, Harry Robert, 1931-
Published: (1967)

An Interactive Framework for Teaching Fundamentals of Digital Logic Design and VLSI Design
by: Battina, Brahmasree
Published: (2014)

Display of arbitrary subgraphs for HPCOM-generated networks
by: Slipp, Walter Whitfield, 1964-
Published: (1989)

High-performance delta-sigma analog-to-digital converters
by: da Silva, Jose Barreiro
Published: (2012)

Parallel computing for image processing problems.
Published: (1997)

Compilation of combinational logic units for universal AHPL
by: Chen, Duan-Ping
Published: (1981)

Parallel architectures for solving combinatorial problems of logic design
by: Ho, Phuong Minh
Published: (1989)

Design and evaluation of a technology-scalable architecture for instruction-level parallelism
by: Nagarajan, Ramadass, 1977-
Published: (2008)

The design of a conservative logic computer and a graphical editor simulator
by: Ressler, Andrew Lewis
Published: (2005)

An IF-input quadrature continuous-time multi-bit [delta][sigma] modulator with high image and non-linearity suppression for dual-standard wireless receiver application.
Published: (2008)

Experimental design for computer comparison and selection /
by: Amer, Paul D.
Published: (1979)

Cannot write session to /tmp/vufind_sessions/sess_7e31i9psa3jilkg2kgormuma0l