AN ANALYSIS OF A MULTILAYER DISTRIBUTED RC-NETWORK

AN ANALYSIS OF A MULTILAYER DISTRIBUTED RC-NETWORK

Bibliographic Details
Main Author:	Raghunath, Subramaniam, 1944-
Language:	en_US
Published:	The University of Arizona. 1974
Subjects:	Integrated circuits > Testing.
Online Access:	http://hdl.handle.net/10150/288196

Similar Items

COMPARISON OF SCIRTSS EFFICIENCY WITH D-ALGORITHM APPLICATION TO ITERATIVE NETWORKS (TEST).
by: Chen, Daven, 1959-
Published: (1986)

An interactive program for determination of fault detecting sequences
by: Lin, Liang-Tsai, 1944-
Published: (1970)

Analysis domain truncation of interconnections in multilayer packaging structures
by: Garg, Nitin Kumar, 1967-
Published: (1989)

Embedded passives in a multilayer medium
by: Seo, Yongseok, 1958-
Published: (2012)

Optimizing the gain and Q-sensitivity to gain of a distributed- lumped-actived filter network
by: Day, John David, 1942-
Published: (1972)

LPCVD TUNGSTEN MULTILAYER METALLIZATION FOR VLSI SYSTEMS.
by: KRISHT, MUHAMMED HUSSEIN., et al.
Published: (1985)

COMPUTER ANALYSIS OF ACTIVE DEVICES FOR INTEGRATED THERMIONIC CIRCUITS
by: Feugate, Robert J., 1946-
Published: (1974)

Backside observation of large-scale integrated circuits with multilayered interconnections using laser terahertz emission microscope
by: Yamashita, Masatsugu, et al.
Published: (2009)

Analysis of fault coverage masking in built-in self-test schemes
by: Cotsapas, Nicos.
Published: (1985)

Canonic active RC networks
by: Aikens, Richard Stanley, 1936-
Published: (1972)

Statistical prediction of integrated circuit performance based on circuit design and test structure evaluation
by: Gibson, David
Published: (2007)

Parametric testing, characterization and reliability of integrated circuits
by: Datta, Ramyanshu
Published: (2008)

New methodology for low power and less test time in VLSI testing
by: Lee, Il-Soo
Published: (2008)

An intelligence driven test system for detection of stuck-open faults in CMOS sequential circuits
by: Sagahyroon, Assim Abdelrahman
Published: (1989)

Test support processor for enhanced testability of high performance integrated circuits
by: Zhou, Qing
Published: (2006)

Efficient backtracking strategies in test generation
by: Yu, Tein-Yow, 1961-
Published: (1989)

Improving timing verification and delay testing methodologies for IC designs
by: Zeng, Jing
Published: (2008)

Large-area, low-cost via formation and metallization in multilayer thin film interconnection on Printed Wiring Boards (PWB)
by: Li, Weiping
Published: (2008)

Signature based testing of analog and RF circuits
by: Voorakaranam, Ramakrishna
Published: (2007)

Reliability and test of high-performance integrated circuits
by: Mohanram, Kartik
Published: (2008)

Pseudo-functional testing: bridging the gap between manufacturing test and functional operation.
Published: (2009)

Synthesis of exponentially-tapered distributed rc networks realizing dirving-point immittance functions
by: Chinn, Henry Ronald
Published: (2012)

The evaluation of the PODEM algorithm as a mechanism to generate goal states for a sequential circuit test search
by: Lee, Hoi-Ming Bonny, 1961-
Published: (1988)

An efficient single-latch scan-design scheme/
by: Panda, Uma R.
Published: (1985)

An intelligent function level backward state justification search for ATPG.
by: Karunaratne, Maddumage Don Gamini.
Published: (1989)

Analysis of planar multi-conductor multilayered structures by network analog method
by: McVeety, Joseph J.
Published: (2012)

Sequential circuits fault simulation using fan out stem based techniques.
by: Abuelyaman, Eltayeb Salih.
Published: (1988)

EXTENSIONS OF AHPL AND OPTIMIZATION OF THE AHPL COMPILER FOR MSI/LSI DESIGN
by: Swanson, Robert Earl, 1944-
Published: (1978)

Synthesis of variation tolerant clock distribution networks
by: Rajaram, Anand Kumar
Published: (2012)

Automating Variation and Repeater Analysis in Physical Design of Integrated Circuits
by: Mahalik, Subrat
Published: (2018)

An integrated random bit generator for applications in cryptography
by: Petrie, Craig Steven
Published: (2007)

HARDWARE COMPILER DRIVEN HEURISTIC SEARCH FOR DIGITAL IC TEST SEQUENCES.
by: Patel, Mayank Raman.
Published: (1985)

Structural thermal-electric modeling and analysis of micro-springs for microelectronic probing and packaging applications
by: Ahmad, Mudasir
Published: (2008)

Dynamic testibility measures and their use in ATPG
by: Ivanov, André.
Published: (1985)

Test plan generation technique for complex integrated circuits
by: Lee, Songjun
Published: (2011)

A programmed test sequence generation to detect and distinguish failures in a combinational circuit
by: Huang, George Huang-Liang, 1938-
Published: (1973)

ALTERNATE SCREENING PROCEDURES FOR SEMICONDUCTOR VISUAL INSPECTION
by: Guarin, Fernando, 1954-
Published: (1987)

THE ANALYSIS OF NETWORKS CONTAINING A CLASS OF NONLINEARITIES
by: Martin, L. C. (Leroy C.)
Published: (1969)

Computer aided design of a second-order state variable network
by: Sonu, Gene Ho, 1948-
Published: (1974)

Reconfigurable amplifiers and circuit components for built-in-self testing and self-healing in SiGe BiCMOS technology
by: Howard, Duane Clarence
Published: (2014)