Foveated Sampling Architectures for CMOS Image Sensors

Electronic imaging technologies are faced with the challenge of power consumption when transmitting large amounts of image data from the acquisition imager to the display or processing devices. This is especially a concern for portable applications, and becomes more prominent in increasingly high-...

Full description

Bibliographic Details
Main Author: Saffih, Fayçal
Format: Others
Language:en
Published: University of Waterloo 2006
Subjects:
Online Access:http://hdl.handle.net/10012/820
id ndltd-WATERLOO-oai-uwspace.uwaterloo.ca-10012-820
record_format oai_dc
spelling ndltd-WATERLOO-oai-uwspace.uwaterloo.ca-10012-8202013-01-08T18:49:01ZSaffih, Fayçal2006-08-22T13:53:20Z2006-08-22T13:53:20Z20052005http://hdl.handle.net/10012/820Electronic imaging technologies are faced with the challenge of power consumption when transmitting large amounts of image data from the acquisition imager to the display or processing devices. This is especially a concern for portable applications, and becomes more prominent in increasingly high-resolution, high-frame rate imagers. Therefore, new sampling techniques are needed to minimize transmitted data, while maximizing the conveyed image information. <br /><br /> From this point of view, two approaches have been proposed and implemented in this thesis: <ol> <li> A system-level approach, in which the classical 1D row sampling CMOS imager is modified to a 2D ring sampling pyramidal architecture, using the same standard three transistor (3T) active pixel sensor (APS). </li> <li> A device-level approach, in which the classical orthogonal architecture has been preserved while altering the APS device structure, to design an expandable multiresolution image sensor. </li> </ol> A new scanning scheme has been suggested for the pyramidal image sensor, resulting in an intrascene foveated dynamic range (FDR) similar in profile to that of the human eye. In this scheme, the inner rings of the imager have a higher dynamic range than the outer rings. The pyramidal imager transmits the sampled image through 8 parallel output channels, allowing higher frame rates. The human eye is known to have less sensitivity to oblique contrast. Using this fact on the typical oblique distribution of fixed pattern noise, we demonstrate lower perception of this noise than the orthogonal FPN distribution of classical CMOS imagers. <br /><br /> The multiresolution image sensor principle is based on averaging regions of low interest from frame-sampled image kernels. One pixel is read from each kernel while keeping pixels in the region of interest at their high resolution. This significantly reduces the transferred data and increases the frame rate. Such architecture allows for programmability and expandability of multiresolution imaging applications.application/pdf7973840 bytesapplication/pdfenUniversity of WaterlooCopyright: 2005, Saffih, Fayçal. All rights reserved.Electrical & Computer EngineeringCMOS image sensorPyramidal image sensorMultiresolution image sensor2D samplingFoveated Dynamic Range (FDR)VideophoneVideo communicationRemote imagingFoveated Sampling Architectures for CMOS Image SensorsThesis or DissertationElectrical and Computer EngineeringDoctor of Philosophy
collection NDLTD
language en
format Others
sources NDLTD
topic Electrical & Computer Engineering
CMOS image sensor
Pyramidal image sensor
Multiresolution image sensor
2D sampling
Foveated Dynamic Range (FDR)
Videophone
Video communication
Remote imaging
spellingShingle Electrical & Computer Engineering
CMOS image sensor
Pyramidal image sensor
Multiresolution image sensor
2D sampling
Foveated Dynamic Range (FDR)
Videophone
Video communication
Remote imaging
Saffih, Fayçal
Foveated Sampling Architectures for CMOS Image Sensors
description Electronic imaging technologies are faced with the challenge of power consumption when transmitting large amounts of image data from the acquisition imager to the display or processing devices. This is especially a concern for portable applications, and becomes more prominent in increasingly high-resolution, high-frame rate imagers. Therefore, new sampling techniques are needed to minimize transmitted data, while maximizing the conveyed image information. <br /><br /> From this point of view, two approaches have been proposed and implemented in this thesis: <ol> <li> A system-level approach, in which the classical 1D row sampling CMOS imager is modified to a 2D ring sampling pyramidal architecture, using the same standard three transistor (3T) active pixel sensor (APS). </li> <li> A device-level approach, in which the classical orthogonal architecture has been preserved while altering the APS device structure, to design an expandable multiresolution image sensor. </li> </ol> A new scanning scheme has been suggested for the pyramidal image sensor, resulting in an intrascene foveated dynamic range (FDR) similar in profile to that of the human eye. In this scheme, the inner rings of the imager have a higher dynamic range than the outer rings. The pyramidal imager transmits the sampled image through 8 parallel output channels, allowing higher frame rates. The human eye is known to have less sensitivity to oblique contrast. Using this fact on the typical oblique distribution of fixed pattern noise, we demonstrate lower perception of this noise than the orthogonal FPN distribution of classical CMOS imagers. <br /><br /> The multiresolution image sensor principle is based on averaging regions of low interest from frame-sampled image kernels. One pixel is read from each kernel while keeping pixels in the region of interest at their high resolution. This significantly reduces the transferred data and increases the frame rate. Such architecture allows for programmability and expandability of multiresolution imaging applications.
author Saffih, Fayçal
author_facet Saffih, Fayçal
author_sort Saffih, Fayçal
title Foveated Sampling Architectures for CMOS Image Sensors
title_short Foveated Sampling Architectures for CMOS Image Sensors
title_full Foveated Sampling Architectures for CMOS Image Sensors
title_fullStr Foveated Sampling Architectures for CMOS Image Sensors
title_full_unstemmed Foveated Sampling Architectures for CMOS Image Sensors
title_sort foveated sampling architectures for cmos image sensors
publisher University of Waterloo
publishDate 2006
url http://hdl.handle.net/10012/820
work_keys_str_mv AT saffihfaycal foveatedsamplingarchitecturesforcmosimagesensors
_version_ 1716572774952075264