Bluenose II: Towards Faster Design and Verification of Pipelined Circuits
The huge demand for electronic devices has driven semiconductor companies to create better products in terms of area, speed, power etc. and to deliver them to market faster. Delay to market can result in lost opportunities. The length of the design cycle directly affects the time to market. However,...
Main Author: | Chan, Ca Bol |
---|---|
Language: | en |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10012/3939 |
Similar Items
-
Bluenose II: Towards Faster Design and Verification of Pipelined Circuits
by: Chan, Ca Bol
Published: (2008) -
Integrated Design Validation: Combining Simulation and Formal Verification for Digital Integrated Circuits
by: Lun Li, et al.
Published: (2006-04-01) -
Automatic Datapath Abstraction Of Pipelined Circuits
by: Vlad, Ciubotariu
Published: (2011) -
Automatic Datapath Abstraction Of Pipelined Circuits
by: Vlad, Ciubotariu
Published: (2011) -
Symbolic methods in simulation-based verification
by: Yuan, Jun
Published: (2008)