Power Management for Deep Submicron Microprocessors
As VLSI technology scales, the enhanced performance of smaller transistors comes at the expense of increased power consumption. In addition to the dynamic power consumed by the circuits there is a tremendous increase in the leakage power consumption which is further exacerbated by the increasing ope...
Main Author: | Youssef, Ahmed |
---|---|
Language: | en |
Published: |
2008
|
Subjects: | |
Online Access: | http://hdl.handle.net/10012/3820 |
Similar Items
-
Power Management for Deep Submicron Microprocessors
by: Youssef, Ahmed
Published: (2008) -
Design Methodologies and CAD Tools for Leakage Power Optimization in FPGAs
by: Hassan, Hassan
Published: (2008) -
Design Methodologies and CAD Tools for Leakage Power Optimization in FPGAs
by: Hassan, Hassan
Published: (2008) -
Leakage Power Modeling and Reduction Techniques for Field Programmable Gate Arrays
by: Kumar, Akhilesh
Published: (2006) -
Leakage Power Modeling and Reduction Techniques for Field Programmable Gate Arrays
by: Kumar, Akhilesh
Published: (2006)