The Design of the Node for the Single Chip Message Passing (SCMP) Parallel Computer
Current processor designs use additional transistors to add functionality that improves performance. These features tend to exploit instruction level parallelism. However, a point of diminishing returns has been reached in this effort. Instead, these additional transistors could be used to take adva...
Main Author: | Bucciero, Mark Benjamin |
---|---|
Other Authors: | Electrical and Computer Engineering |
Format: | Others |
Published: |
Virginia Tech
2011
|
Subjects: | |
Online Access: | http://hdl.handle.net/10919/9968 http://scholar.lib.vt.edu/theses/available/etd-06042004-084848 |
Similar Items
-
Application Benchmarks for SCMP: Single Chip Message-Passing Computer
by: Shah, Jignesh
Published: (2011) -
Evaluating the Design and Performance of a Single-Chip Parallel Computer Using System-Level Models and Methodology
by: La Fratta, Patrick Anthony
Published: (2014) -
Microarchitectural Level Power Analysis And Optimization In Single Chip Parallel Computers
by: Ramachandran, Priyadarshini
Published: (2011) -
High Performance Applications for the Single-Chip Message-Passing Parallel Computer
by: Dickenson, William Wesley
Published: (2014) -
Support for Send-and-Receive Based Message-Passing for the Single-Chip Message-Passing Architecture
by: Lewis, Charles William Jr.
Published: (2014)