Performance analysis of augmented shuffle exchange networks
This research presents an analysis of the improvement in the performance of a class of fault tolerant multistage interconnection networks. In the network discussed here, fault tolerance is achieved by providing multiple redundant paths between the source and destination. The extra paths are obtained...
Main Author: | Ramachandran, Viswanathan |
---|---|
Other Authors: | Electrical Engineering |
Format: | Others |
Language: | en |
Published: |
Virginia Tech
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/10919/45034 http://scholar.lib.vt.edu/theses/available/etd-10062009-020250/ |
Similar Items
-
On the design of reconfigurable ripple carry adders and carry save multipliers
by: Jang, Yi-Feng
Published: (2014) -
Distributed reconfiguration and fault diagnosis in cellular processing arrays
by: Lawson, Shannon Edward
Published: (2014) -
Transient fault detection using a watchdog processor
by: Becker, Brian Alan
Published: (2014) -
On the generation of test patterns for combinational circuits
by: Thakar, Sarita
Published: (2014) -
Micro-operation perturbations in chip level fault modeling
by: Chao, Chien-Hung
Published: (2017)