Natural language interface to a VHDL modeling tool
This thesis describes a Natural Language (NL) interface to a VHDL modeling tool called the Modeler's Assistant. The primary motivation for the interface developed in this research work is to permit VLSI modelers who are not proficient in VHDL to rapidly produce correct VHDL models from manufact...
Main Author: | Manek, Meenakshi |
---|---|
Other Authors: | Electrical Engineering |
Format: | Others |
Language: | en |
Published: |
Virginia Tech
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/10919/43427 http://scholar.lib.vt.edu/theses/available/etd-06232009-063212/ |
Similar Items
-
Generation of VHDL from conceptual graphs of informal specifications
by: Honcharik, Alexander J.
Published: (2014) -
A hierarchical approach to effective test generation for VHDL behavioral models
by: Rao, Sanat R.
Published: (2014) -
A framework for synthesis from VHDL
by: Shah, Sandeep R.
Published: (2014) -
Integration of VHDL simulation and test verification into a Process Model Graph design environment
by: Dailey, David M.
Published: (2014) -
Behavior modeling of RF systems with VHDL
by: Sama, Anil
Published: (2014)