Development of VHDL behavioral models with back annotated timing
This thesis describes the development of BACKANN, a tool for the back annotation of timing delays into VHDL models. BACKANN uses the Process Model Graph and the VHDL behavioral model generated by the Modeler's Assistant as the base for backannotation. BACKANN determines the delay values that ar...
Main Author: | Narayanaswamy, Sathyanarayanan |
---|---|
Other Authors: | Electrical Engineering |
Format: | Others |
Language: | en |
Published: |
Virginia Tech
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/10919/43158 http://scholar.lib.vt.edu/theses/available/etd-06112009-063442/ |
Similar Items
-
Process level test generation for VHDL behavioral models
by: Kapoor, Shekhar
Published: (2014) -
Hierarchical test generation for VHDL behavioral models
by: Pan, Bi-Yu
Published: (2014) -
Integration of VHDL simulation and test verification into a Process Model Graph design environment
by: Dailey, David M.
Published: (2014) -
Behavioral delay fault modeling and test generation
by: Joshi, Anand Mukund
Published: (2014) -
Mapping conceptual graphs to primitive VHDL processes
by: Shrivastava, Vikram M.
Published: (2014)