Self-Modifying Circuitry for Efficient, Defect-Tolerant Handling of Trillion-element Reconfigurable Devices
As VLSI circuits continue to have more and more transistors over time, the question of not only how to use, but how to manage the complexity of so many transistors becomes increasingly important. Four hypothesis are given for the design of a system that scales-up as transistors continue to shrink. A...
Main Author: | Macias, Nicholas J. |
---|---|
Other Authors: | Electrical and Computer Engineering |
Format: | Others |
Published: |
Virginia Tech
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/10919/27665 http://scholar.lib.vt.edu/theses/available/etd-05112011-173844/ |
Similar Items
-
Implementation of Logic Fault Tolerance on a Dynamically Reconfigurable FPGA
by: Jayarama, Kiran
Published: (2016) -
A COMPETITIVE RECONFIGURATION APPROACH TO AUTONOMOUS FAULT HANDLING USING GENETIC ALGORITHMS
by: Zhang, Kening
Published: (2008) -
The Effects of Caching on Reconfigurable Adaptive Computing Systems
by: Hendry, James Hugh
Published: (2011) -
Architecture-Independent Design for Run-Time Reconfigurable Custom Computing Machines
by: Hudson, Rhett Daniel
Published: (2014) -
Framework for a Context-Switching Run-Time Reconfigurable System
by: Lehn, David Ilan
Published: (2014)