Design Techniques for Power-Aware Combinational Logic SER Mitigation
Ensuring low power operation is a major challenge for designers in the era of portable devices, cloud computing and networked sensor systems. Concomitantly, combinational logic soft errors caused by radiation particle strikes have emerged as a major reliability-limiting problem for integrated circui...
Main Author: | Mahatme, Nihaar N |
---|---|
Other Authors: | Anthony Oates |
Format: | Others |
Language: | en |
Published: |
VANDERBILT
2014
|
Subjects: | |
Online Access: | http://etd.library.vanderbilt.edu/available/etd-12092014-230739/ |
Similar Items
-
COMPARISON OF COMBINATIONAL AND SEQUENTIAL ERROR RATES AND A LOW OVERHEAD TECHNIQUE FOR SINGLE EVENT TRANSIENT MITIGATION
by: Mahatme, Nihaar Nilesh
Published: (2011) -
Dual interlocked logic: a radiation-hardened-by-design technique for single-event logic errors
by: Maharrey, Jeffrey Alan
Published: (2018) -
Characterization of Single-Event Effects in Combinational Logic Using the C-CREST Technique
by: Ahlbin, Jonathan Ragnar
Published: (2009) -
Mitigation Of Soft Errors In ASIC-Based and FPGA-Based Logic Circuits
by: Srinivasan, Varadarajan
Published: (2006) -
Design of soft-error-aware sequential circuits with power and speed optimization
by: Jiang, Hui
Published: (2018)