A study of capacitor array calibration for a successive approximation analog-to-digital converter
Analog-to-digital converters (ADCs) are driven by rapid development of mobile communication systems to have higher speed, higher resolution and lower power consumption. Among multiple ADC architectures, successive approximation (SAR) ADCs attract great attention in mixed-signal design community rece...
Main Author: | Ma, Ji, active 2013 |
---|---|
Format: | Others |
Published: |
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/2152/26338 |
Similar Items
-
Non-binary capacitor array calibration for a high performance successive approximation analog-to-digital converter
by: Gan, Jianhua
Published: (2008) -
Circuit Design for Realization of a 16 bit 1MS/s Successive Approximation Register Analog-to-Digital Converter
by: Brenneman, Cody R.
Published: (2010) -
Design of Capacitor Array in 16-Bit Ultra High Precision SAR ADC for the Wearable Electronics Application
by: Yuanjun Cen, et al.
Published: (2020-01-01) -
All Digital, Background Calibration for Time-Interleaved and Successive Approximation Register Analog-to-Digital Converters
by: David, Christopher Leonidas
Published: (2010) -
Nyquist-Rate Switched-Capacitor Analog-to-Digital Converters
by: Larsson, Andreas 1978-
Published: (2013)