A programmable MBIST with address and NPSF pattern generators
The movement to smart mobile connected devices which consolidate functions of traditionally separate devices is driving innovation in System-on-chips (SoCs). One of the innovations helping to meet the current needs of SoCs is the integration of larger memory with the processor, and with this, comes...
Main Author: | O'Donnell, William Hugh |
---|---|
Format: | Others |
Published: |
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/2152/24050 |
Similar Items
-
Accumulator based BIST using Approximate Adders
by: KARUNAMURTHY Thilagavathi, et al.
Published: (2019-05-01) -
BIST-based Testing and Diagnosis of LUTs in SRAM-based FPGAs
by: Hadi Jahanirad, et al.
Published: (2017-12-01) -
Hybrid Built-In Self-Test and Test Generation Techniques for Digital Systems
by: Jervan, Gert
Published: (2005) -
A Low-Power and Area-Efficient Design of a Weighted Pseudorandom Test-Pattern Generator for a Test-Per-Scan Built-in Self-Test Architecture
by: Vishnupriya Shivakumar, et al.
Published: (2021-01-01) -
BIST controller design with high-level synthesis
by: Cai Hongyan, et al.
Published: (2018-08-01)