TuneChip : post-silicon tuning of dual-vdd designs
As process technologies continue their rapid advancement, transistor features are shrinking to almost unimaginable sizes. Some dimensions can be measured at the atomic level. One consequence of these smaller devices is that they have become more susceptible to deviations from nominal than previous p...
Main Author: | Bijansky, Stephen |
---|---|
Format: | Others |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://hdl.handle.net/2152/18051 |
Similar Items
-
Power estimation of superscalar microprocessor using VHDL model
by: Zhang, Wanpeng
Published: (2012) -
An asynchronous forth microprocessor.
Published: (2000) -
Spare Block Cache Architecture to Enable Low-Voltage Operation
by: Siddique, Nafiul Alam
Published: (2011) -
Design of process and environment adaptive ultra-low power wireless circuits and systems
by: Sen, Shreyas
Published: (2013) -
Clock routing for high performance microprocessor designs.
Published: (2011)