Design of Reliable and Secure Network-On-Chip Architectures
Network-on-Chips (NoCs) have become the standard communication platform for future massively parallel systems due to their performance, flexibility and scalability advantages. However, reliability issues brought about by scaling in the sub-20nm era threaten to undermine the benefits offered by NoCs....
| Main Author: | |
|---|---|
| Format: | Others |
| Published: |
DigitalCommons@USU
2015
|
| Subjects: | |
| Online Access: | https://digitalcommons.usu.edu/etd/4150 https://digitalcommons.usu.edu/cgi/viewcontent.cgi?article=5170&context=etd |
| Summary: | Network-on-Chips (NoCs) have become the standard communication platform for future massively parallel systems due to their performance, flexibility and scalability advantages. However, reliability issues brought about by scaling in the sub-20nm era threaten to undermine the benefits offered by NoCs. This dissertation demonstrates design techniques that address both reliability and security issues facing modern NoC architectures. The reliability and security problem is tackled at different abstraction levels using a series of schemes that combine information from the architecture-level as well as hardware-level in order to combat aging effects and meet secure design stipulations while maintaining modest power-performance overheads. |
|---|