Methodologies to Exploit ATPG Tools for De-camouflaging
Semiconductor supply chain is increasingly getting exposed to Reverse Engineering (RE) of Intellectual Property (IP). Camouflaging of gates in integrated circuits are typically employed to hide the gate functionality to prevent reverse engineering. The functionalities of these gates cannot be found...
Main Author: | Vontela, Deepak Reddy |
---|---|
Format: | Others |
Published: |
Scholar Commons
2016
|
Subjects: | |
Online Access: | http://scholarcommons.usf.edu/etd/6597 http://scholarcommons.usf.edu/cgi/viewcontent.cgi?article=7794&context=etd |
Similar Items
-
Covert Gates: Protecting Integrated Circuits with Undetectable Camouflaging
by: Bicky Shakya, et al.
Published: (2019-05-01) -
AN INTEGRATED APPROACH FOR DESIGN AND MANUFACTURE OF PLASTIC PRODUCTS
by: Ivan Matin, et al.
Published: (2019-03-01) -
A Stochastic Petri Net Reverse Engineering Methodology for Deep Understanding of Technical Documents
by: Rematska, Giorgia
Published: (2018) -
Hybrid Obfuscation Technique to Protect Source Code From Prohibited Software Reverse Engineering
by: Asma'a Mahfoud Hezam Al-Hakimi, et al.
Published: (2020-01-01) -
Quality Driven Re-engineering Framework
by: Liang, Ge, et al.
Published: (2013)