Reliability-centric probabilistic analysis of VLSI circuits
Reliability is one of the most serious issues confronted by microelectronics industry as feature sizes scale down from deep submicron to sub-100-nanometer and nanometer regime. Due to processing defects and increased noise effects, it is almost impractical to come up with error-free circuits. As we...
Main Author: | Rejimon, Thara |
---|---|
Format: | Others |
Published: |
Scholar Commons
2006
|
Subjects: | |
Online Access: | http://scholarcommons.usf.edu/etd/2670 http://scholarcommons.usf.edu/cgi/viewcontent.cgi?article=3669&context=etd |
Similar Items
-
Novel Quadruple Cross-Coupled Memory Cell Designs With Protection Against Single Event Upsets and Double-Node Upsets
by: Aibin Yan, et al.
Published: (2019-01-01) -
Bias Temperature Instability Aware and Soft Error Tolerant Radiation Hardened 10T SRAM Cell
by: Ambika Prasad Shah, et al.
Published: (2020-02-01) -
IC design for reliability
by: Zhang, Bin
Published: (2009) -
Techniques for Enhancing Reliability in VLSI Circuits
by: Hyman Jr, Ransford Morel
Published: (2011) -
Modeling Application-Level Soft Error Effects for Single-Event Multi-Bit Upsets
by: Hyungmin Cho, et al.
Published: (2019-01-01)