Performance Optimization in Three-Dimensional Programmable Logic Arrays (PLAs)
Increased chip size and reduced feature size has helped following Moores law for long decades. This has an impact on interconnect length, which is resulting in chip performance degradation. Despite the introduction of new materials with Low-K dielectrics for interconnects, their delay is expected to...
Main Author: | Sunki, Supriya |
---|---|
Format: | Others |
Published: |
Scholar Commons
2005
|
Subjects: | |
Online Access: | https://scholarcommons.usf.edu/etd/879 https://scholarcommons.usf.edu/cgi/viewcontent.cgi?article=1878&context=etd |
Similar Items
-
Three-Dimensional Wafer Stacking Using Cu TSV Integrated with 45 nm High Performance SOI-CMOS Embedded DRAM Technology
by: Pooja Batra, et al.
Published: (2014-05-01) -
3D-Wafer Level Packaging approaches for MEMS by using Cu-based High Aspect Ratio Through Silicon Vias
by: Hofmann, Lutz
Published: (2017) -
Physical design methodologies for monolithic 3D ICs
by: Panth, Shreepad Amar
Published: (2015) -
Sidewall Slope Control of InP Via Holes for 3D Integration
by: Jongwon Lee, et al.
Published: (2021-01-01) -
Conception et mise au point d'un procédé d'assemblage (Packaging) 3D ultra-compact de puces silicium amincies, empilées et interconnectées par des via électriques traversant latéralement les résines polymères d'enrobage
by: Al attar, Sari
Published: (2012)