System architecture and hardware implementations for a reconfigurable MPLS router
With extremely wide bandwidth and good channel properties, optical fibers have brought fast and reliable data transmission to todays data communications. However, to handle heavy traffic flowing through optical physical links, much faster processing speed is required or else congestion can take plac...
Main Author: | Li, Sha |
---|---|
Other Authors: | Salt, J. Eric |
Format: | Others |
Language: | en |
Published: |
University of Saskatchewan
2003
|
Subjects: | |
Online Access: | http://library.usask.ca/theses/available/etd-09292003-171418/ |
Similar Items
-
Design of multi-channel data switch system for civil UAVs
by: Sheng Wei, et al.
Published: (2018-12-01) -
SB-Router: A Swapped Buffer Activated Low Latency Network-on-Chip Router
by: Monika Katta, et al.
Published: (2021-01-01) -
HARDWARE IMPLEMENTATION OF PIPELINE BASED ROUTER DESIGN FOR ON-CHIP NETWORK
by: U. Saravanakumar, et al.
Published: (2012-12-01) -
Performance Evaluation of Voice Traffic over MPLS Network with TE and QoS Implementation
by: Kharel, Jeevan, et al.
Published: (2011) -
QUALITY OF SERVICES IN MPLS NETWORKS
by: ȚURCANU, Dinu
Published: (2020-09-01)