Verification of Software under Relaxed Memory
The work covered in this thesis concerns automatic analysis of correctness of parallel programs running under relaxed memory models. When a parallel program is compiled and executed on a modern architecture, various optimizations may cause it to behave in unexpected ways. In particular, accesses to...
Main Author: | Leonardsson, Carl |
---|---|
Format: | Doctoral Thesis |
Language: | English |
Published: |
Uppsala universitet, Avdelningen för datorteknik
2016
|
Subjects: | |
Online Access: | http://urn.kb.se/resolve?urn=urn:nbn:se:uu:diva-297201 http://nbn-resolving.de/urn:isbn:978-91-554-9616-6 |
Similar Items
-
The Impact of Relaxation Training on Anxiety and Working Memory Capacity
by: Monir Kalāntar-Qoreyshi, et al.
Published: (2012-01-01) -
An approach to Direct Memory Access module verification
by: V. . Kutsevol, et al.
Published: (2018-10-01) -
VERIFICATION OF DYNAMIC MEMORY ALLOCATORS BASED ON SYMBOLIC PROGRAM EXECUTION
by: Andrey M. Dergachev, et al.
Published: (2020-02-01) -
Vérification par model-checking de programmes concurrents paramétrés sur des modèles mémoires faibles
by: Declerck, David
Published: (2018) -
Automatic Extraction of Program Models for Formal Software Verification
by: de Carvalho Gomes, Pedro
Published: (2015)