Efficient ADCs for nano-scaleCMOS Technology

Efficient ADCs for nano-scaleCMOS Technology

Bibliographic Details
Main Author:	Wulff, Carsten
Format:	Doctoral Thesis
Language:	English
Published:	Norges teknisk-naturvitenskapelige universitet, Institutt for elektronikk og telekommunikasjon 2008
Online Access:	http://urn.kb.se/resolve?urn=urn:nbn:no:ntnu:diva-5051 http://nbn-resolving.de/urn:isbn:978-82-471-1286-1 (printed version)

Similar Items

Circuits and algorithms for pipelined ADCs in scaled CMOS technologies
by: Brooks, Lane Gearle, 1975-
Published: (2009)

SAR ADCs Design and Calibration in Nano-scaled Technologies
by: Liu, Shaolong
Published: (2017)

Current-Mode SAR-ADC In 180nm CMOS Technology
by: Eilertsen, Bård Egil
Published: (2012)

All-Digital ADC Design in 65 nm CMOS Technology
by: Pathapati, Srinivasa Rao
Published: (2014)

DESIGN OF ULTRA HIGH SPEED FLASH ADC, LOW POWER FOLDING AND INTERPOLATING ADC IN CMOS 90nm TECHNOLOGY
by: Hiremath, Vinayashree
Published: (2010)

Area-efficient readout with 14-bit SAR-ADC for CMOS image sensors
by: Aziza Sassi Ben, et al.
Published: (2016-01-01)

A modified pipelined ADC realization in 0.18-um CMOS technology
by: Yu-Wei Huang, et al.
Published: (2009)

Design of CMOS Cycle TDC-based ADC
by: Zheng-Wen Su, et al.
Published: (2013)

Radiation tolerant low power 12 bit ADC in 130 nm CMOS technology
by: Sousa, Filipe José Pereira Alves de
Published: (2009)

The design of an all-digital VCO-based ADC in a 65nm CMOS technology
by: Thangamani, Manivannan, et al.
Published: (2014)

New Power Saving Design for CMOS Flash ADC
by: Kai-Wei Hong, et al.
Published: (2004)

Low-power current-mode ADC for CMOS sensor IC
by: Agarwal, Anuj
Published: (2005)

Design of Folding and Interpolating ADC in 0.18 µm CMOS
by: Ching-Hui Chang, et al.
Published: (2007)

A SAR ADC Design for Monolithic CMOS Radar System
by: Yu, Liu-Yuan, et al.
Published: (2011)

A 1 GS/s 12-Bit Pipelined/SAR Hybrid ADC in 40 nm CMOS Technology
by: Jianwen Li, et al.
Published: (2020-02-01)

A 6-bit 1-GS/s 30-mW ADC in 90-nm CMOS Technology
by: Yuan-Ching Lien, et al.
Published: (2007)

Low-Power Adder Design for Nano-Scale CMOS
by: S. R. Talebiyan, et al.
Published: (2009-09-01)

Characterization & Comparative Analysis of High Speed CMOS Comparator for Pipelined ADC
by: Priyesh P. Gandhi, et al.
Published: (2000-01-01)

A SAR ADC Design for Director Sampling CMOS Radar System
by: Yen, Chia-Fung, et al.
Published: (2012)

Study of Time-Interleaved SAR ADC andImplementation of Comparator for High DefinitionVideo ADC in 65nm CMOS Process
by: Qazi, Sara
Published: (2010)

A 2 GSps, 8-Bit Folding and Interpolation ADC with Foreground Calibration in 90 nm CMOS Technology
by: Yi Zhang, et al.
Published: (2017-01-01)

A 2.6 GS/s 8-Bit Time-Interleaved SAR ADC in 55 nm CMOS Technology
by: Dong Wang, et al.
Published: (2019-03-01)

A 12-bits 50MS/s Pipelined-SAR ADC in 0.18μm CMOS Technology
by: Wei-Jin Lu, et al.
Published: (2014)

Gate Resistance Impacts on Nano-meter CMOS Technology
by: Wu, Ya-Huan, et al.
Published: (2017)

Nano-scale metal contacts for future III-V CMOS
by: Guo, Alex
Published: (2013)

Performance Investigation of extremely scaled CMOS Nano Electronic Devices
by: Thirunavukkarasu, Vasanthan, et al.
Published: (2017)

Study of Strain Engineering for Nano-scale CMOS devices process
by: Hung-Sheng Tsai, et al.
Published: (2005)

Jitter-Improved Techniques for PLLs in Nano Scale CMOS Process
by: Chao-Ching Hung, et al.
Published: (2011)

Design of an Operational Amplifier for High Performance Pipelined ADCs in 65nm CMOS
by: Payami, Sima
Published: (2012)

Modeling and Design of a Dual-Residue Pipelined ADC in 130nm CMOS
by: Steen-Hansen, Eirik
Published: (2012)

Low-Power Wide-Bandwidth CMOS Folded Cascode OTA for Pipelined ADC
by: Guo Shu Jian, et al.
Published: (2014)

Analysis and design of CMOS voltage-folding circuits and their use in high speed ADCS
by: Hart, Troy L.
Published: (2013)

An 8-bit 1.1-Msamples/s SAR ADC for CMOS image sensor
by: Li-Hao Liu, et al.
Published: (2007)

Design of Logarithmic Response CMOS Image Sensor Using Pixel-Level ADC
by: Ming-Hui Cheng, et al.
Published: (2006)

Digital thermal monitor on FPGA in Nano-meter CMOS technology
by: Liang, Ting-Chang, et al.
Published: (2019)

Studies of Novel Processing Technologies for Nano CMOS Device Applications
by: Hung-YuChiu, et al.
Published: (2012)

Design and Analysis of Power-Efficient ADCs
by: Ying-Min Liao, et al.
Published: (2006)

Continuous-Time ΣΔ ADC with Implicit Variable Gain Amplifier for CMOS Image Sensor
by: Fang Tang, et al.
Published: (2014-01-01)

Two-Step Single Slope/SAR ADC with Error Correction for CMOS Image Sensor
by: Fang Tang, et al.
Published: (2014-01-01)

An 8-bit 100MS/s CMOS Pipelined ADC With Improved Loading-Free Architecture
by: 夏竹緯
Published: (2008)