Test Generation For Digital Circuits – A Mapping Study On VHDL, Verilog and SystemVerilog
Researchers have proposed different methods for testing digital logic circuits. The need for testing digital logic circuits has become more important than ever due to the growing complexity of such systems. During the development process, testing is focusing on design defects as well as manufacturin...
| Main Author: | |
|---|---|
| Format: | Others |
| Language: | English |
| Published: |
Mälardalens högskola, Inbyggda system
2018
|
| Subjects: | |
| Online Access: | http://urn.kb.se/resolve?urn=urn:nbn:se:mdh:diva-41201 |