Testing and Logic Optimization Techniques for Systems on Chip
Today it is possible to integrate more than one billion transistors onto a single chip. This has enabled implementation of complex functionality in hand held gadgets, but handling such complexity is far from trivial. The challenges of handling this complexity are mostly related to the design and tes...
Main Author: | Bengtsson, Tomas |
---|---|
Format: | Doctoral Thesis |
Language: | English |
Published: |
Linköpings universitet, Programvara och system
2012
|
Online Access: | http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-84806 http://nbn-resolving.de/urn:isbn:978-91-7519-742-5 |
Similar Items
-
A Logic Test Chip for Optimal Test and Diagnosis
by: Niewenhuis, Benjamin T.
Published: (2018) -
Diagnostic Technique of Memory and Logical Cores in System-on-Chip Environment
by: Ming-Fu Tsai, et al.
Published: (2001) -
Logics for Physarum Chips
by: Schumann Andrew, et al.
Published: (2016-03-01) -
Test Optimization for Core-based System-on-Chip
by: Larsson, Anders
Published: (2008) -
A novel chip-to-chip radiative interconnection technique for gigabit logic multi-chip modules using leaky wave antennas
by: Iyer, Mahadevan Krishna
Published: (1994)