1 GS/s, Low Power Flash, Analog to Digital Converter in 90nm CMOS Technology

• Main Author: Hassan Raza Naqvi, Syed
• Format: Others
• Language: English
• Published: Linköpings universitet, Institutionen för systemteknik 2007
• Subjects: ADC; Data Converters; Flash ADC; Flash ADC in 90nm; Electrical engineering; Elektroteknik
• Online Access: http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-8382

The analog to digital converters is the key components in modern electronic systems. As the digital signal processing industry grows the ADC design becomes more and more challenging for researchers. In these days an ADC becomes a part of the system on chip instead of standalone circuit for data converters. This increases the requirements on ADC design concerning for example speed, power, area, resolution, noise etc. New techniques and methods are going to develop day by day to achieve high performance ADCs. Of all types of ADCs the flash ADC is not only famous for its data conversion rate but also it becomes the part of other types of ADC for example pipeline and multi bit Sigma Delta ADCs. The main problem with a flash ADC is its power consumption, which increases in number of bits. This thesis presents the comparison of power consumption of different blocks in 1Gbps flash ADCs for 2, 4 and 6 bits in a 90nm CMOS technology. We also investigate the impact on power consumption by changing the design of decoder block.