Modelling of Power Dissipation in CMOS DACs
In this master thesis work, the power dissipation in a current-steering digital- to-analog converter, DAC, has been studied. The digital as well as the analog power dissipation have been modelled in MATLAB and it is shown that the MATLAB models agrees well with simulation results from the circuit si...
Main Author: | Jörgensen, Sofie |
---|---|
Format: | Others |
Language: | English |
Published: |
Linköpings universitet, Institutionen för systemteknik
2002
|
Subjects: | |
Online Access: | http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-1329 |
Similar Items
-
Performance Analysis and Implementation of Full Adder Cells Using 0.18 um CMOS Technology
by: Tesanovic, Goran
Published: (2003) -
A Comparative Study of Efficient Power Amplifiers in CMOS
by: Östberg, Gustav
Published: (2008) -
Improved implementation of a 1K FFT with low power consumption
by: Näslund, Petter, et al.
Published: (2005) -
Design and Implementation of a Low-Power Random Access Memory Generator
by: Capello, Deborah
Published: (2003) -
Modell för kombinerad styr- och mätutrustning
by: Tapper, Markus
Published: (2007)