Design of Energy-Efficient High-Performance ASIP-DSP Platforms
In the last ten years, limited clock frequency scaling and increasing power density has shifted IC design focus towards parallelism, heterogeneity and energy efficiency. Improving energy efficiency is by no means simple and it calls for a reevaluation of old design choices in processor architecture,...
Main Author: | Karlsson, Andréas |
---|---|
Format: | Doctoral Thesis |
Language: | English |
Published: |
Linköpings universitet, Datorteknik
2016
|
Online Access: | http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-130723 http://nbn-resolving.de/urn:isbn:9789176857458 (Print) |
Similar Items
-
ASIP Instruction Scheduling and Register Allocation
by: Hsin-I Lin, et al.
Published: (2012) -
QFEC ASIP: A Flexible Quad-Mode FEC ASIP for Polar, LDPC, Turbo, and Convolutional Code Decoding
by: Wan Qiao, et al.
Published: (2018-01-01) -
Design of a Low Power ASIP for Network-on-Chip Routing
by: Zi-Lun Wang, et al.
Published: (2005) -
DSP Platform Benchmarking : DSP Platform Benchmarking
by: Xinyuan, Luo
Published: (2009) -
ASIP on Multi-Processor Architectures for Deblocking Filters
by: Jun-xiong Wu, et al.
Published: (2012)