Micro NPU for Baseband Interconnect
The aim of this work is to investigate the possibility to implement a configurable NPU (Network Processing Unit) in the next generation of Ericsson’s EMCAs (Ericsson Multi Core Architecture). The NPU is constructed so that it can be configured for either Ethernet or xIO-s, as either a transmitter or...
Main Author: | Karlsson, Sara |
---|---|
Format: | Others |
Language: | English |
Published: |
Linköpings universitet, Elektroniksystem
2014
|
Subjects: | |
Online Access: | http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-103681 |
Similar Items
-
Hardware modeling of GPU geometric pipeline rasterization based on UML and SystemC
by: Chen Jia, et al.
Published: (2019-01-01) -
Advances in SystemC/TLM virtual platforms : configuration, communication and parallelism
by: Delbergue, Guillaume
Published: (2017) -
Validation de systèmes sur puce complexes du niveau transactionnel au niveau transfert de registres
by: Belhadj Amor, Zeineb
Published: (2014) -
Simulation de haut niveau de systèmes d'exploitations distribués pour l'exploration matérielle et logicielle d'architectures multi-noeuds hétérogènes
by: Huck, Emmanuel
Published: (2011) -
Optimization of an Innovative Npu-N Resin Production
by: Yuan, Hongyu
Published: (2019)