System Level Techniques for Verification and Synchronization after Local Design Refinements
Today's advanced digital devices are enormously complex and incorporate many functions. In order to capture the system functionality and to be able to analyze the needs for a final implementation more efficiently, the entry point of the system development process is pushed to a higher level of...
Main Author: | Raudvere, Tarvo |
---|---|
Format: | Doctoral Thesis |
Language: | English |
Published: |
KTH, Elektronik- och datorsystem, ECS
2007
|
Subjects: | |
Online Access: | http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-4471 http://nbn-resolving.de/urn:isbn:978-91-7178-677-7 |
Similar Items
-
Timed Refinement for Verification of Real-Time Object Code Programs
by: Dubasi, Mohana Asha Latha
Published: (2021) -
Synthesis of Specifications and Refinement Maps for Real-Time Object Code Verification
by: Al-Qtiemat, Eman Mohammad
Published: (2021) -
Formal Verification and Co-Simulation in the Design
of a Synchronous Motor Control Algorithm
by: Cinzia Bernardeschi, et al.
Published: (2020-08-01) -
Synchronous ATM Multiplexor Propertis Verifications
by: Jan Zabka
Published: (2004-01-01) -
Architecture-Based Verification of Dependable Embedded Systems
by: Johnsen, Andreas
Published: (2013)