High-level synthesis of control and memory intensive applications
Main Author: | Ellervee, Peeter |
---|---|
Format: | Doctoral Thesis |
Language: | English |
Published: |
KTH, Elektroniksystemkonstruktion
2000
|
Online Access: | http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-2929 |
Similar Items
-
Acceleration by Inline Cache for Memory-Intensive Algorithms on FPGA via High-Level Synthesis
by: Liang Ma, et al.
Published: (2017-01-01) -
High level synthesis of memory architectures
by: Fallside, Hamish
Published: (1995) -
Power optimized memory access in high-level synthesis
by: Hettiaratchi, Sambuddhi Sinha Bandara
Published: (2003) -
Memory Partitioning and Optimization of On-Chip Accelerators with High-Level Synthesis
by: Peng, Te-Hsin., et al.
Published: (2017) -
A Scratchpad Memory for High-Level Synthesis Compiler on FPGA
by: Wei-Che Tsai, et al.
Published: (2014)