The DEVBOX development education platform : an environment for introducing Verilog to young students

The DEVBOX development education platform : an environment for introducing Verilog to young students

Hardware description languages are considered to be challenging to learn, as are the logic design concepts required to effectively use them. University logic design courses are considered by many to be much more difficult than their software development counterparts and the subject is not generally...

Full description

Bibliographic Details
Main Author:	Lee, Keith
Language:	English
Published:	University of British Columbia 2016
Online Access:	http://hdl.handle.net/2429/56802

Similar Items

Assertion-Based Verification under Verilog Environment
by: Wei-ting Tu, et al.
Published: (2003)

Implementation of an SDR in Verilog
by: Skärpe, Anders
Published: (2016)

On Verilog to VHDL Translation
by: Liang-Yu Lin, et al.
Published: (2000)

Managing SystemVerilog HDL platform using IP-XACT methodology
by: Similä, O. (Olli)
Published: (2017)

Test Generation For Digital Circuits – A Mapping Study On VHDL, Verilog and SystemVerilog
by: Alape Vivekananda, Ashish
Published: (2018)

VerilogAE: An Open Source Verilog-A Compiler for Compact Model Parameter Extraction
by: Pascal Kuthe, et al.
Published: (2020-01-01)

Verifieringsplattform i SystemVerilog
by: Risberg, Christoffer, et al.
Published: (2011)

Verilog Design in The Viterbi decoders
by: Yu-Liang Lo, et al.
Published: (2006)

Modeling photonic links in Verilog-A
by: Kononov, Ekaterina (Ekaterina R.)
Published: (2014)

Hardware design based on Verilog HDL
by: Pace, Gordon G.
Published: (1998)

Optimization techniques for distributed Verilog simulation
by: Li, Lijun
Published: (2008)

VerilogA Modelling of Programmable Metallization Cells
Published: (2014)

Compact modeling of circuits and devices in Verilog-A
by: Mysore, Omar
Published: (2013)

Best Practices for Compact Modeling in Verilog-A
by: Colin C. McAndrew, et al.
Published: (2015-01-01)

A partitioning framework for distributed verilog simulation /
by: Huang, Hai, 1974-
Published: (2003)

System verilog RTL modeling with embedded assertions
by: Chow, Chee Siang
Published: (2012)

GCS : a framework for distributed verilog simulation
by: Pekofsky, Gregory
Published: (2005)

The Study on Code Coverage Metris for Verilog-A
by: Yuan-Bin Sha, et al.
Published: (2004)

Simulink to Verilog of Current Controller for PMSM Drive
by: PHAM VAN DUNG, et al.
Published: (102)

Automated Test Case Generation for Digital System Designs: A Mapping Study on VHDL, Verilog, and SystemVerilog Description Languages
by: Ashish Alape Vivekananda, et al.
Published: (2020-08-01)

A Verilog 8051 Soft Core for FPGA Applications
by: Rangoonwala, Sakina
Published: (2009)

Implementation of H.264 Decoder in Bluespec SystemVerilog
by: Lin, Chun-Chieh
Published: (2008)

Electronic combination lock system using verilog HDL
by: Ab Malik, A., et al.
Published: (2021)

Implementation of SDRAM controller By Verilog Hardware Description Language
by: WU, TAI-YU, et al.
Published: (2015)

VERILOG DESIGN AND FPGA PROTOTYPE OF A NANOCONTROLLER SYSTEM
by: Vummannagari, Akshay
Published: (2010)

A Verification Collaborative Infrastructure Based on Perl and Verilog
by: Ming-Tang Chen, et al.
Published: (2002)

An Implementation of Space Time Block Codes by Verilog HDL
by: Yat-Tai Shiao, et al.
Published: (2005)

Design LCD controller chip by using verilog HDL
by: 黃俊豪
Published: (2002)

SYNOPSYS Based Verilog HDL Design and FPGA Application
by: Chang, Tso-Ming, et al.
Published: (1996)

VerilogA-assisted Delta Sigma Modulator design
by: CHIEN-HAO LIN, et al.
Published: (2015)

Integrating C and Verilog into a Simulation-Based Verification Environment for PCI-X 2.0 Bus
by: Yu-Chi Su, et al.
Published: (2003)

Wu’s Characteristic Set Method for SystemVerilog Assertions Verification
by: Xinyan Gao, et al.
Published: (2013-01-01)

Hardware/Software Co-Verification Using the SystemVerilog DPI
by: Freitas, Arthur
Published: (2007)

Hardware/Software Co-Verification Using the SystemVerilog DPI
by: Freitas, Arthur
Published: (2007)

Verilog kalbos sintezuojamų kostrukcijų atvaizdavimas SystemC kalboje
by: Dirsė, Žygimantas
Published: (2005)

Sieve : an XML-based structural Verilog rules check tool
by: Cheng, Tina, 1980-
Published: (2005)

Verilog design of input/output processor with built-in-self-test
by: Goh, Keng Hoo
Published: (2007)

Developing semantics of Verilog HDL in formal compositional design of mixed hardware/software systems
by: Dimitriov, Jordan
Published: (2002)

Regulated Charge Pumps: A Comparative Study by Means of Verilog-AMS
by: Andrea Ballo, et al.
Published: (2020-06-01)

Groebner Bases Based Verification Solution for SystemVerilog Concurrent Assertions
by: Ning Zhou, et al.
Published: (2014-01-01)