Energy-time complexity of algorithms : modelling the trade-offs of CMOS VLSI
Power consumption has become one of the most critical concerns for processor design. Parallelism offers a pathway to increased performance under power constraints — many slow processors can complete a parallel implementation of a task using less time and less energy than a fast uniprocessor. This...
Main Author: | Bingham, Brad D |
---|---|
Language: | English |
Published: |
University of British Columbia
2011
|
Online Access: | http://hdl.handle.net/2429/32142 |
Similar Items
-
Trade-offs in Video Coder VLSI Design
by: Chiao-Yen Tai, et al.
Published: (1995) -
Timing verification in digital CMOS VLSI design
by: Yang, Hai-Gang
Published: (1991) -
On the Trade-offs between Modeling Power and Algorithmic Complexity
by: Ye, Chun
Published: (2016) -
An energy-complexity model for VLSI computations
by: Tierno, Jose Andres
Published: (1995) -
Modeling of substrate transger resistance in CMOS/VLSI
by: CHEN, ZHENG-XIU, et al.
Published: (1988)