A Low Latency NN-based Cyclic Jacobi EVD Processor for DOA Estimation in Radar System

碩士 === 國立交通大學 === 電子研究所 === 108 === The development of radar technology has always been a hot issue. Especially in recent years, because of the popularization of Advanced Driver Assistance Systems (ADAS), such as autonomous driving system and collision avoidance system, the requirements for radar te...

Full description

Bibliographic Details
Main Authors: Huang, Kang-Chun, 黃綱俊
Other Authors: Liu, Chih-Wei
Format: Others
Language:en_US
Published: 2019
Online Access:http://ndltd.ncl.edu.tw/handle/822kq2
id ndltd-TW-108NCTU5428014
record_format oai_dc
spelling ndltd-TW-108NCTU54280142019-11-26T05:16:54Z http://ndltd.ncl.edu.tw/handle/822kq2 A Low Latency NN-based Cyclic Jacobi EVD Processor for DOA Estimation in Radar System 適用於雷達系統角度偵測之低延遲神經網路循環雅可比特徵值處理器 Huang, Kang-Chun 黃綱俊 碩士 國立交通大學 電子研究所 108 The development of radar technology has always been a hot issue. Especially in recent years, because of the popularization of Advanced Driver Assistance Systems (ADAS), such as autonomous driving system and collision avoidance system, the requirements for radar technology are rapidly increasing. By the radar system and the digital signal processing, we can get the object’s information, such as range, velocity and angle information. This thesis will focus on the angle detection part. We use the MUSIC (MUltiple SIgnal Classification) algorithm for high resolution requirement, which is a kind of super resolution algorithm. In MUSIC algorithm, EVD (Eigenvalue Decomposition) costs the most computation load. We use Cyclic Jacobi method to implement EVD processor, which can achieve hardware simplification and eliminate off-diagonal elements to zero. We propose to use the neural network model training arctangent, sine and cosine function and implement those models in hardware, which are used for plane rotation in cyclic Jacobi algorithm. We use the Static Floating-Point (SFP) arithmetic in our neural network model, which can operate on the most efficient bits. The SFP arithmetic has the higher accuracy than the fixed point arithmetic. The neural network model for trigonometric function has lower latency than the CORDIC method. We implement a NN-based Cyclic Jacobi EVD processor in TSMC 90 nm CMOS technology with high-Vt standard cell library. The latency of the system is 1.25 us, the total gate counts are 104.401k, and the power consumption is 15.4 mW (@0.9V). Liu, Chih-Wei 劉志尉 2019 學位論文 ; thesis 64 en_US
collection NDLTD
language en_US
format Others
sources NDLTD
description 碩士 === 國立交通大學 === 電子研究所 === 108 === The development of radar technology has always been a hot issue. Especially in recent years, because of the popularization of Advanced Driver Assistance Systems (ADAS), such as autonomous driving system and collision avoidance system, the requirements for radar technology are rapidly increasing. By the radar system and the digital signal processing, we can get the object’s information, such as range, velocity and angle information. This thesis will focus on the angle detection part. We use the MUSIC (MUltiple SIgnal Classification) algorithm for high resolution requirement, which is a kind of super resolution algorithm. In MUSIC algorithm, EVD (Eigenvalue Decomposition) costs the most computation load. We use Cyclic Jacobi method to implement EVD processor, which can achieve hardware simplification and eliminate off-diagonal elements to zero. We propose to use the neural network model training arctangent, sine and cosine function and implement those models in hardware, which are used for plane rotation in cyclic Jacobi algorithm. We use the Static Floating-Point (SFP) arithmetic in our neural network model, which can operate on the most efficient bits. The SFP arithmetic has the higher accuracy than the fixed point arithmetic. The neural network model for trigonometric function has lower latency than the CORDIC method. We implement a NN-based Cyclic Jacobi EVD processor in TSMC 90 nm CMOS technology with high-Vt standard cell library. The latency of the system is 1.25 us, the total gate counts are 104.401k, and the power consumption is 15.4 mW (@0.9V).
author2 Liu, Chih-Wei
author_facet Liu, Chih-Wei
Huang, Kang-Chun
黃綱俊
author Huang, Kang-Chun
黃綱俊
spellingShingle Huang, Kang-Chun
黃綱俊
A Low Latency NN-based Cyclic Jacobi EVD Processor for DOA Estimation in Radar System
author_sort Huang, Kang-Chun
title A Low Latency NN-based Cyclic Jacobi EVD Processor for DOA Estimation in Radar System
title_short A Low Latency NN-based Cyclic Jacobi EVD Processor for DOA Estimation in Radar System
title_full A Low Latency NN-based Cyclic Jacobi EVD Processor for DOA Estimation in Radar System
title_fullStr A Low Latency NN-based Cyclic Jacobi EVD Processor for DOA Estimation in Radar System
title_full_unstemmed A Low Latency NN-based Cyclic Jacobi EVD Processor for DOA Estimation in Radar System
title_sort low latency nn-based cyclic jacobi evd processor for doa estimation in radar system
publishDate 2019
url http://ndltd.ncl.edu.tw/handle/822kq2
work_keys_str_mv AT huangkangchun alowlatencynnbasedcyclicjacobievdprocessorfordoaestimationinradarsystem
AT huánggāngjùn alowlatencynnbasedcyclicjacobievdprocessorfordoaestimationinradarsystem
AT huangkangchun shìyòngyúléidáxìtǒngjiǎodùzhēncèzhīdīyánchíshénjīngwǎnglùxúnhuányǎkěbǐtèzhēngzhíchùlǐqì
AT huánggāngjùn shìyòngyúléidáxìtǒngjiǎodùzhēncèzhīdīyánchíshénjīngwǎnglùxúnhuányǎkěbǐtèzhēngzhíchùlǐqì
AT huangkangchun lowlatencynnbasedcyclicjacobievdprocessorfordoaestimationinradarsystem
AT huánggāngjùn lowlatencynnbasedcyclicjacobievdprocessorfordoaestimationinradarsystem
_version_ 1719296683941036032