An Energy-Efficient Accelerator SOC for Convolutional Neural Network Training

An Energy-Efficient Accelerator SOC for Convolutional Neural Network Training

碩士 === 國立臺灣大學 === 電子工程學研究所 === 107 === The recent resurgence of artificial intelligence is due to advances in deep learning. Deep neural network (DNN) has exceeded human capability in many computer vision applications, such as object detection, image classification and playing games like Go. The ide...

Full description

Bibliographic Details
Main Authors:	Kung, Chu King, 江子近
Other Authors:	Tzi-Dar Chiueh
Format:	Others
Language:	en_US
Published:	2019
Online Access:	http://ndltd.ncl.edu.tw/handle/y475rn

Similar Items

Compact Convolutional Neural Network Accelerator for IoT Endpoint SoC
by: Fen Ge, et al.
Published: (2019-05-01)

Design of Power-Efficient Training Accelerator for Convolution Neural Networks
by: JiUn Hong, et al.
Published: (2021-03-01)

Energy-Efficient Accelerator and Data Processing Flow for Convolutional Neural Network
by: Chen, Chih-Chiang, et al.
Published: (2017)

Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks
by: Chen, Yu-Hsin, et al.
Published: (2016)

Architecture Design of Energy-Efficient Reconfigurable Deep Convolutional Neural Network Accelerator
by: Yi-Kai Chen, et al.
Published: (2018)

An Energy-Efficient Accelerator with Relative-Indexing Memory for Sparse Compressed Convolutional Neural Network
by: Wu, I-Chen, et al.
Published: (2018)

Hardware Efficient Accelerator for Binary Convolution Neural Network Inference
by: ACHARJEE, SUVAJIT, et al.
Published: (2019)

SoC FPGA Accelerated Sub-Optimized Binary Fully Convolutional Neural Network for Robotic Floor Region Segmentation
by: Chi-Chia Sun, et al.
Published: (2020-10-01)

An Efficient Streaming Accelerator for Low Bit-Width Convolutional Neural Networks
by: Qinyu Chen, et al.
Published: (2019-03-01)

A Resources-Efficient Configurable Accelerator for Deep Convolutional Neural Networks
by: Xianghong Hu, et al.
Published: (2019-01-01)

Convolution and max pooling layer accelerator for convolutional neural network
by: Goh, Jinn Chyn
Published: (2020)

Energy-Efficient Accelerator Architecture for Neural Network Training and Its Circuit Design
by: Tzung-Han Juang, et al.
Published: (2018)

Accelerating the Training Process of Convolutional Neural Networks for Image Classification by Dropping Training Samples Out
by: Naisen Yang, et al.
Published: (2020-01-01)

Hardware Accelerator Design for Convolutional Neural Networks
by: Chieh-ShengCheng, et al.
Published: (2019)

Convolutional Neural Network Accelerator with Vector Quantization
by: Heng Lee, et al.
Published: (2019)

The Generator of Convolutional Neural Network Acceleration Circuit
by: Min-Tao Chen, et al.
Published: (2019)

An Updated Survey of Efficient Hardware Architectures for Accelerating Deep Convolutional Neural Networks
by: Maurizio Capra, et al.
Published: (2020-07-01)

Area- and Energy-Efficient STDP Learning Algorithm for Spiking Neural Network SoC
by: Giseok Kim, et al.
Published: (2020-01-01)

Design of an Inference Accelerator for Compressed Convolution Neural Networks
by: Ho, Pin-Hui, et al.
Published: (2017)

ESSA: An Energy-Aware Bit-Serial Streaming Deep Convolutional Neural Network Accelerator
by: Hsu, Lien-Chih, et al.
Published: (2018)

Energy-Efficient Accelerator Design With Tile-Based Row-Independent Compressed Memory for Sparse Compressed Convolutional Neural Networks
by: Po-Tsang Huang, et al.
Published: (2021-01-01)

General Accelerator Study and Design for Convolutional Neural Network
by: Yu-LinHu, et al.
Published: (2019)

Design of FPGA Accelerator Architecture for Convolutional Neural Network
by: LI Bingjian, QIN Guoxuan, ZHU Shaojie, PEI Zhihui
Published: (2020-03-01)

Learning in Convolutional Neural Networks Accelerated by Transfer Entropy
by: Adrian Moldovan, et al.
Published: (2021-09-01)

Hardware Acceleration of Deep Convolutional Neural Networks on FPGA
Published: (2018)

Designing Energy-Efficient Convolutional Neural Networks using Energy-Aware Pruning
Published: (2017)

Design Exploration Methodology for Deep Convolutional Neural Network Accelerator
by: Chen, Chun-Chen, et al.
Published: (2018)

An Efficient Task Assignment Framework to Accelerate DPU-Based Convolutional Neural Network Inference on FPGAs
by: Jiang Zhu, et al.
Published: (2020-01-01)

Acceleration of deep convolutional neural networks on multiprocessor system-on-chip
by: Reiche Myrgård, Martin
Published: (2019)

Design of A Flexible Accelerator for Deep Convolution Neural Networks
by: Cai, Pei Yun, et al.
Published: (2017)

Accelerating Inference of Convolutional Neural Networks Using In-memory Computing
by: Martino Dazzi, et al.
Published: (2021-08-01)

Recognition system of convolution neural network based on FPGA acceleration
by: Lin Zhiwen, et al.
Published: (2020-02-01)

A Hardware Accelerator for The Inference of a Convolutional Neural Network
by: Edwin González, et al.
Published: (2020-01-01)

A Novel Software-Defined Convolutional Neural Networks Accelerator
by: Yufeng Li, et al.
Published: (2019-01-01)

Parallel accelerator design for convolutional neural networks based on FPGA
by: Wang Ting, et al.
Published: (2021-02-01)

Optimization design of binary VGG convolutional neural network accelerator
by: Zhang Xuxin, et al.
Published: (2021-02-01)

Energy-Efficient Convolutional Neural Network Based on Cellular Neural Network Using Beyond-CMOS Technologies
by: Chenyun Pan, et al.
Published: (2019-01-01)

High Efficiency Accelerator for Deep Convolutional Neural Network by Using High-Level-Synthesis Design Flow
by: Gu, Wen-Sheng, et al.
Published: (2019)

Compressing Convolutional Neural Network by VectorQuantization : Implementation and Accelerator Design
by: Yi-Heng Wu, et al.
Published: (2017)

Accelerating Convolutional Neural Networks using Iterative Two-Pass Decomposition
by: Lin, Wei-Shiang, et al.
Published: (2017)