0.13 µm CMOS Digital to Analog Converter with Upsampling Interpolation Technique
碩士 === 國立臺灣大學 === 電子工程學研究所 === 107 === The purpose of this thesis is to implement a digital-to-analog converter with four times up-sampling technique by using interpolation. To make the digital-to-analog converter operate in high frequency, the architecture adopted is current-steering method. Before...
Main Authors: | Yang-An Lin, 林洋安 |
---|---|
Other Authors: | Yi-Jan Chen |
Format: | Others |
Language: | zh-TW |
Published: |
2018
|
Online Access: | http://ndltd.ncl.edu.tw/handle/m8r3e3 |
Similar Items
-
0.13 µm CMOS Frequency Ratio Calculator
by: Yen-Yu Pan, et al.
Published: (2017) -
Efficiency Enhancement Techniques for a 0.13 µm CMOS DECT PA
by: Lundell, Johan
Published: (2007) -
Investigation of typical 0.13 µm CMOS technology timing effects in a complex digital system on-chip
by: Johansson, Anders
Published: (2004) -
High bandwidth cherry hooper flash ADC in 0.13 µm SiGe BiCMOS
by: Faure, Nicolaas Mattheus
Published: (2016) -
DESIGN OF A LOW DROP-OUT VOLTAGE REGULATOR USING 0.13 µm CMOS TECHNOLOGY
by: NORHAIDA BINTI MUSTAFA, et al.
Published: (2018-05-01)