A SRAM Based Computing-In-Memory Macro for Deep neural network Data Processing

A SRAM Based Computing-In-Memory Macro for Deep neural network Data Processing

碩士 === 國立清華大學 === 電子工程研究所 === 107

Bibliographic Details
Main Authors:	Chen, Jia-Jing, 陳嘉璟
Other Authors:	Chang, Meng-Fan
Format:	Others
Language:	en_US
Published:	2018
Online Access:	http://ndltd.ncl.edu.tw/handle/ag8853

Similar Items

CONV-SRAM: An Energy-Efficient SRAM With In-Memory Dot-Product Computation for Low-Power Convolutional Neural Networks
by: Biswas, Avishek, et al.
Published: (2019)

10T SRAM Computing-in-Memory Macros for Binary and Multibit MAC Operation of DNN Edge Processors
by: Van Truong Nguyen, et al.
Published: (2021-01-01)

SRAM system design for memory based computing
by: Zia, Muneeb
Published: (2013)

A Novel Ultra-Low Power 8T SRAM-Based Compute-in-Memory Design for Binary Neural Networks
by: Youngbae Kim, et al.
Published: (2021-09-01)

A System-Level Exploration of Binary Neural Network Accelerators with Monolithic 3D Based Compute-in-Memory SRAM
by: Jeong Hwan Choi, et al.
Published: (2021-03-01)

An 8T SRAM Array with Configurable Word Lines for In-Memory Computing Operation
by: Jin Zhang, et al.
Published: (2021-01-01)

On Distinguishing Process Corner for Yield Improvement in Memory Compiler Generated SRAM
by: Chia-Chi Hsiao, et al.
Published: (2008)

Statistical methodologies for modelling the impact of process variability in ultra-deep-submicron SRAMs
by: Akyel, Kaya Can
Published: (2014)

Synthesis of Memory and Data Allocation for MPSoCs with Reconfigurable 3D-stacked SRAMs
by: Meng-Ling Tsai, et al.
Published: (2013)

Accurate deep neural network inference using computational phase-change memory
by: Vinay Joshi, et al.
Published: (2020-05-01)

The design of peripheral circuit and memory cell of CMOS sram
by: LIU, HONG-ZHI, et al.
Published: (1989)

The Simulation And Testing Of Static Random Access Memory(SRAM)
by: Lai, J.H, et al.
Published: (1997)

The Design of Static Random Access Memory (SRAM) Compiler
by: Lung-Feng Tsai, et al.
Published: (2009)

Multifunctional computing-in-memory SRAM cells based on two-surface-channel MoS2 transistors
by: Fan Wang, et al.
Published: (2021-10-01)

Design Considerations for Efficient Deep Neural Networks on Processing-in-Memory Accelerators
Published: (2021)

Design Considerations for Efficient Deep Neural Networks on Processing-in-Memory Accelerators
by: Yang, Tien-Ju, et al.
Published: (2021)

Protecting Image Processing Pipelines against Configuration Memory Errors in SRAM-Based FPGAs
by: Luis Alberto Aranda, et al.
Published: (2018-11-01)

SNM-Aware Subthreshold SRAM Cell and Array Designs
by: WENG, WEI-JIA, et al.
Published: (2017)

An Embedded SRAM with DRAM Core in Standard CMOS Process
by: Po-YingChen, et al.
Published: (2010)

AN EXHAUSTIVE ANALYSIS OF SEU EFFECTS IN THE SRAM MEMORY OF SOFT PROCESSOR
by: AFEF KCHAOU, et al.
Published: (2018-01-01)

An Improved Data Placement and Memory Area Allocation for MPSoCs with Reconfigurable 3D-stacked SRAMs
by: I-Hsien Chang, et al.
Published: (2016)

Robust Subthreshold SRAM and Ultra-Low Power FIFO Memory Design
by: Mu-Tien Chang, et al.
Published: (2008)

Low Computing Leakage, Wide-Swing Output Compensation Circuit for Linearity Improvement in SRAM Multi-Row Read Computing-in-Memory
by: Gu, Z., et al.
Published: (2022)

Design and process variation analysis of SRAM architectures
by: Sun, Luo
Published: (2014)

Performance analysis and design of optimized static random access memory (SRAM)
by: Dewan, Jahangir
Published: (1992)

Task Parallelism-Aware Deep Neural Network Scheduling on Multiple Hybrid Memory Cube-Based Processing-in-Memory
by: Young Sik Lee, et al.
Published: (2021-01-01)

Memristors—From In‐Memory Computing, Deep Learning Acceleration, and Spiking Neural Networks to the Future of Neuromorphic and Bio‐Inspired Computing
by: Adnan Mehonic, et al.
Published: (2020-11-01)

Yield-Aware Low Voltage SRAM for Nanometer Process
by: Wu, Jui-Jen, et al.
Published: (2013)

An Embedded DRAM with SRAM Interface in Standard CMOS Process
by: Ming-Liang Chung, et al.
Published: (2009)

Analysis and Design of New SRAM Memory Cells Based on Lambda Bipolar Transistor
by: I-Min Liu, et al.
Published: (1995)

Automated Data-Processing Function Identification Using Deep Neural Network
by: Hongyu Kuang, et al.
Published: (2020-01-01)

Energy efficient reconfigurable SRAM using data-dependency
by: Duan, Chuhong
Published: (2016)

Divide-and-Conquer Methodology for Fast SRAM Yield Analysis
by: Pei-Chia Chiang, et al.
Published: (2005)

Flash Memory Array for Efficient Implementation of Deep Neural Networks
by: Runze Han, et al.
Published: (2021-05-01)

Reliable SRAM fingerprinting
by: Kim, Joonsoo, Ph. D.
Published: (2012)

Scalable SRAM design
by: Wuu, John J. (John Jung-Sheun)
Published: (2008)

Memristor based SRAM
by: Kotte, Aparna Reddy
Published: (2020)

High performance SRAM by block forward body bias (FBB)
by: 許嘉雯
Published: (2014)

Deep Learning Neural Networks and Bayesian Neural Networks in Data Analysis
by: Chernoded Andrey, et al.
Published: (2017-01-01)

Soft Memory Box: A Virtual Shared Memory Framework for Fast Deep Neural Network Training in Distributed High Performance Computing
by: Shinyoung Ahn, et al.
Published: (2018-01-01)

Cannot write session to /tmp/vufind_sessions/sess_rlrufekk7h75gs74ahvuk4908n