Application of Synchronous Elastic Architecture to FDRCLCP Hardware Design
碩士 === 國立彰化師範大學 === 資訊工程學系 === 107 === In the image processing research, the natural color image captured by the digital camera may be affected by insufficient lighting conditions, which causes the image brightness contrast to be compressed and cause some defects because we can use the fast dynamic...
Main Author: | 楊凱博 |
---|---|
Other Authors: | 陳仁德 |
Format: | Others |
Language: | zh-TW |
Published: |
2019
|
Online Access: | http://ndltd.ncl.edu.tw/handle/cwvc69 |
Similar Items
-
A VLSI Architecture for FDRCLCP Image Processing Algorithm
by: LII,SHIN-YIING, et al.
Published: (2017) -
Algorithm, VLSI Hardware Architecture and System Design for Smart Surveillance
by: Wei-Kai Chan, et al.
Published: (2011) -
Extensible Sorting Hardware Architecture Design
by: Li-Ping Luo, et al.
Published: (2013) -
Hardware design of task superscalar architecture
by: Yazdanpanah, Fahimeh
Published: (2014) -
An Efficient Hardware Architecture of CAVLC for H.264
by: Chen-Kai Chang, et al.
Published: (2006)