Improved Acceleration Algorithm for the Calculation of the Wafer Map Features
碩士 === 國立中央大學 === 電機工程學系 === 107 === When a problem occurring on a wafer, it can be divided into two kinds of errors, random and systematic. In the study, we use previously proposed boomerang chart to classify the problem of real wafer (WM-811K). With the advancement of technology, the processes are...
Main Authors: | Chiuan-Li Hsieh, 謝全禮 |
---|---|
Other Authors: | Jwu-E Chen |
Format: | Others |
Language: | zh-TW |
Published: |
2019
|
Online Access: | http://ndltd.ncl.edu.tw/handle/nsvak8 |
Similar Items
-
Acceleration Core for the Calculation of the Randomness Features of Wafer Maps
by: Yu-Kai Huang, et al.
Published: (2019) -
An Accelerated C-Core for Calculating the Cluster Number in Wafer Map Analysis
by: Yu-Dian Cheng, et al.
Published: (2018) -
Using Fuzzy ART to Construct the Correlation Model of Wafer Bin Map and Defect Map
by: Cheng, Li-Hsin, et al.
Published: (2011) -
Using Genetic Algorithms for Wafer Yield Prediction
by: Lan-HsuanHsieh, et al.
Published: (2009) -
A Wafer Bin Map “Relaxed” Clustering Algorithm for Improving Semiconductor Production Yield
by: Gallo Crescenzio, et al.
Published: (2020-07-01)