A case study of analog layout generations in automatic and manual approaches for 65nm variable gain amplifier.
碩士 === 國立交通大學 === 理學院應用科技學程 === 107 === In the process of IC design, analog circuits layout design is a step relatively complex. And EDA is the key to increase the efficiency in layout design. In analog circuits design, in order to avoid mismatch and noise interference which come along during layout...
Main Authors: | Tsai, Han-Yi, 蔡涵毅 |
---|---|
Other Authors: | Chen, Hung-Ming |
Format: | Others |
Language: | zh-TW |
Published: |
2019
|
Online Access: | http://ndltd.ncl.edu.tw/handle/pak5af |
Similar Items
-
Placement techniques in automatic analog layout generation.
Published: (2012) -
Automatic Generation of Parameterized Layouts for Analog Building Blocks
by: Zhi-Wen Wang, et al. -
VIPVS accelerating 7 nm analog layout design
by: Li Xuan, et al.
Published: (2018-08-01) -
The Design of an 8-Channel 65nm-CMOS Analog Front-End Amplifier Circuit for Neuron Recording System
by: Chung, Jung-Chen, et al.
Published: (2014) -
An Automatic Gain Control Amplifier for Deep Brain Stimulation
by: Chen, Wei-Han, et al.
Published: (2017)