Generating Single- and Double-Pattern Tests for Multiple CMOS Fault Models in One ATPG Run
碩士 === 國立成功大學 === 電機工程學系 === 107 === In this thesis, a novel test pattern generation method for multiple DC and AC faults is presented. The fault models considered include stuck-at faults, bridging faults, transition faults and transistor stuck-open faults. All faults are transformed into stuck-at f...
Main Authors: | Yi-ChengKung, 龔宜成 |
---|---|
Other Authors: | Kuen-Jong Lee |
Format: | Others |
Language: | en_US |
Published: |
2019
|
Online Access: | http://ndltd.ncl.edu.tw/handle/jcabgq |
Similar Items
-
Transition Fault ATPG Based on Stuck-At Fault Test Patterns
by: Yan-Nan Lin, et al.
Published: (2006) -
TENOR: an ATPG for transition faults in combinational circuits
by: Tyagi, Dhawal
Published: (2014) -
ATPG and DFT Algorithms for Delay Fault Testing
by: Liu, Xiao
Published: (2011) -
CMOS-based ISFET microsystem characteristic study for urine sensing application
by: Po-ChengKung, et al.
Published: (2010) -
High Quality Transition and Small Delay Fault ATPG
by: Gupta, Puneet
Published: (2011)