Design and implementation of a low latency dual path sorter
碩士 === 國立成功大學 === 資訊工程學系 === 107
Main Authors: | YU-CHEHSIAO, 蕭佑哲 |
---|---|
Other Authors: | Pei-Yin Chen |
Format: | Others |
Language: | zh-TW |
Published: |
2019
|
Online Access: | http://ndltd.ncl.edu.tw/handle/fw7t9q |
Similar Items
-
VLSI design and implementation of a parallel sorter
by: Mao, Hsein-Jung Joey
Published: (1988) -
Design of parallel discharging for sorters
by: QIU,YI-ZHI, et al.
Published: (1990) -
Construction design of apple sorter
by: Nieoczym Aleksander, et al.
Published: (2018-01-01) -
Symptom Sorter
by: Kamlesh Bhargava
Published: (2011-08-01) -
Design of Iterative Cascade Sorter Architecture
by: Cheng-Chieh Chen, et al.
Published: (2011)