Design of nRF24L01 Initialized Interface IP Based on FPGA SOPC

碩士 === 樹德科技大學 === 資訊工程系碩士班 === 106 === The nRF24L01 is a powerful, low-power, low-cost RF module and is widely used in IoT applications. It has SPI (Serial Peripheral Interface) that is configured and operated by the microcontroller. However, due to the complex setting and operation, the inconvenien...

Full description

Bibliographic Details
Main Authors: XUE-RONG LIU, 劉學融
Other Authors: Ching-Li Lee
Format: Others
Language:zh-TW
Published: 2018
Online Access:http://ndltd.ncl.edu.tw/handle/de59nu
id ndltd-TW-106STU05392024
record_format oai_dc
spelling ndltd-TW-106STU053920242019-10-03T03:40:46Z http://ndltd.ncl.edu.tw/handle/de59nu Design of nRF24L01 Initialized Interface IP Based on FPGA SOPC 基於FPGA SOPC之nRF24L01介面智財設計 XUE-RONG LIU 劉學融 碩士 樹德科技大學 資訊工程系碩士班 106 The nRF24L01 is a powerful, low-power, low-cost RF module and is widely used in IoT applications. It has SPI (Serial Peripheral Interface) that is configured and operated by the microcontroller. However, due to the complex setting and operation, the inconvenience of the development and design hinder the applications tied in with SOPC system development. This paper describes the intellectual property (IP) design to initialize the nRF24L01. The IP is applicable to Altera''s Quartus software SOPC Builder tool for developers. Developers only need to set the nRF24L01''s register parameters in the windows interface way to initialize the nRF24L01. The paper also provides the nRF24L01''s library to simplify the development process such that the design time is greatly reduced. Ching-Li Lee 李景立 2018 學位論文 ; thesis 75 zh-TW
collection NDLTD
language zh-TW
format Others
sources NDLTD
description 碩士 === 樹德科技大學 === 資訊工程系碩士班 === 106 === The nRF24L01 is a powerful, low-power, low-cost RF module and is widely used in IoT applications. It has SPI (Serial Peripheral Interface) that is configured and operated by the microcontroller. However, due to the complex setting and operation, the inconvenience of the development and design hinder the applications tied in with SOPC system development. This paper describes the intellectual property (IP) design to initialize the nRF24L01. The IP is applicable to Altera''s Quartus software SOPC Builder tool for developers. Developers only need to set the nRF24L01''s register parameters in the windows interface way to initialize the nRF24L01. The paper also provides the nRF24L01''s library to simplify the development process such that the design time is greatly reduced.
author2 Ching-Li Lee
author_facet Ching-Li Lee
XUE-RONG LIU
劉學融
author XUE-RONG LIU
劉學融
spellingShingle XUE-RONG LIU
劉學融
Design of nRF24L01 Initialized Interface IP Based on FPGA SOPC
author_sort XUE-RONG LIU
title Design of nRF24L01 Initialized Interface IP Based on FPGA SOPC
title_short Design of nRF24L01 Initialized Interface IP Based on FPGA SOPC
title_full Design of nRF24L01 Initialized Interface IP Based on FPGA SOPC
title_fullStr Design of nRF24L01 Initialized Interface IP Based on FPGA SOPC
title_full_unstemmed Design of nRF24L01 Initialized Interface IP Based on FPGA SOPC
title_sort design of nrf24l01 initialized interface ip based on fpga sopc
publishDate 2018
url http://ndltd.ncl.edu.tw/handle/de59nu
work_keys_str_mv AT xuerongliu designofnrf24l01initializedinterfaceipbasedonfpgasopc
AT liúxuéróng designofnrf24l01initializedinterfaceipbasedonfpgasopc
AT xuerongliu jīyúfpgasopczhīnrf24l01jièmiànzhìcáishèjì
AT liúxuéróng jīyúfpgasopczhīnrf24l01jièmiànzhìcáishèjì
_version_ 1719259268146790400